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Introduction
T he optimization and control of the energy is one of the major issuein the modern society since the environmental concerns are becoming
the more and more of crucial relevance. This led to an enormous increase of
those applications based on electrical power because of their low impact on
environment. Typical fields are transport, energy generation and transfer, and
industries and common targets in everyday life are elevators, trains, subways
and, especially in the last decade, automotive. Semiconductor power devices
are becoming widely used since they are necessary to drive electrical motors.
The efficiency and the reliability of these systems is strongly related to the
power semiconductor devices adopted. Nowadays, IGBTs are the most used
power devices for Middle/High power applications because of their excellent
features. Actually, they have the advantages of both the power MOSFET and
BJT, that is the easy driving of the first device and the low on-state voltage
drop of the latter. However, the request of higher compactness and higher
power capacity leads to the increases of the heat density and joule heating.
These factors are the success key of those devices with a superior reliability
in harsh conditions. Two conditions are electrically and thermally critical for
the IGBT structure: the short-circuit and the avalanche breakdown. The for-
mer is a stressful unwanted operative condition which occurs because of some
fail in the electric system where they are inserted, while the latter condition is
particularly relevant since it can occur during the switch of the device and it
is becoming more and more relevant in the wide area semiconductor devices.
This work deals with the overall design parameters which affect the rugged-
ness of the device when operates in these conditions and the different trade-off
among the reverse and forward performances parameters are defined and crit-
ically analyzed. This goal has been pursued by means of both theoretical,
simulative and experimental approaches.
xv
xvi Introduction
Thesis contents
The thesis deals with the design, analysis and development of IGBTS rugged in
short-circuit conditions as well as in avalanche conditions. The experimental
setups adopted to characterize the devices are reported as well.
The outline of the thesis is the following:
Chapter 1 deals with the introduction to the IGBT device structure and
its basic modeling. After an historical introduction to the development of the
IGBT structure, the physics of the operating mode is illustrated. The basic
models to describe the electrical behavior of the device in DC conditions are
recalled together with a description of the physical phenomena which occurs
during the turn-ON and turn-OFF. The causes of the latch-up phenomenon are
addressed and an overview of the FBSOA, RBSOA and SCSOA is reported.
Finally the state of art IGBT designs are illustrated.
Chapter 2 deals with TCAD simulators and relevance into the semi-
conductor device development and the simulation strategy adopted to simulate
multi-cellular power semiconductor devices. Firstly, an overview of the
TCAD simulators is reported and their relevance in the development and
analysis of semiconductor devices is highlighted. The simulation flow-chart
in Sentaurus TCAD is reported together with a brief description of the
tools involved to generate the structure, to make the mesh, to simulate the
structure and to visualize the results. Follows the simulation strategy adopted
to correctly simulate a multi-cellular IGBT and an automatized calibration
procedure is presented. The latter is based on the minimization of the error
between the experimental terminal curves (transfer characteristics and output
characteristics) and the simulated ones. This is achieved by applying the
minimization algorithm of MATLAB to manage the calibrate a suitable set
of physical parameters and to run the Sentaurus TCAD simulations. The
calibration is achieved in temperature as well.
Chapter 3 deals with the short-circuit simulation and the design param-
eters which affect the short-circuit capability of a PT-IGBT structure. The
short-circuit capability is fundamental when an IGBT design must validated.
Firstly the investigated structure has been calibrated by means of the cali-
bration procedure presented in the previous Chapter and the experimental
setup to measure the terminal characteristics are shown. Therefore, the
design parameters which affect the short-circuit capability are investigated by
Introduction xvii
means of a parametric analysis of: cell-pitch, channel length, contact-trench
features and Emitter diffusion modulation. For all of the above parameters
the performances in on-state are evaluated by the trade-off among the voltage
drop in on-sate, the turn-OFF losses and the short-circuit capability. The
variation of two parameters, the channel length and the Emitter diffusion
modulation, is investigated and the trade-off between the saturation current
and the on-state voltage drop is reported. Finally, an optimized structure
is presented. The modulation of the Emitter diffusion is adopted together
with a shallow contact-trench to improve the short-circuit capability and the
latch-up immunity, at the same time. The proposed design is validated by
the experimental characterization of the samples in which the new design is
adopted.
Chapter 4 deals with the avalanche breakdown phenomenon in the power
semiconductor devices and the design parameters which affect the ruggedness
in this condition are defined. The Negative Differential concept is illustrated
and its relevance in the failure of semiconductor devices in avalanche condi-
tions is highlighted. Firstly, the subject has been analytically investigated by
modeling the I-V curve in blocking mode of the vertical PNP of an IGBT. The
model is based on the calculation of the mobile charge into the depleted region
(which defines the Electric-Field shape) by means of the charge control model
to define the Beta of the transistor at different current levels. Therefore, the
I-V curves in avalanche conditions are calculated starting from the physical
characteristics of the structure. The results are compared to the results of the
TCAD simulations performed on a test structure. The avalanche phenomenon
has been investigated by means of the TCAD simulations as well to keep
into account, in a detailed way, the effect of the design parameters on both
the active area and termination I-V curves in avalanche conditions. More
in detail the effect of the lifetime and the design of the buffer layer have
been characterized. TCAD simulations have been performed to analyze the
filamentation phenomenon in large area devices. The current and temperature
dynamics in large area PNP structure (the vertical PNP in the IGBT structure)
has been simulated in UIS conditions. The correlation between the current
dynamics in the structure and the voltage drop on the structure is addressed.
To analyze the dynamics of the current in avalanche condition for a real device
(where active area and termination are present), a graphical method to find the
voltage drop on the overall structure is presented and applied to explain the
experimental evidences form the UIS test performed on different families of
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IGBT devices. From the experimental point of view, the behavior in avalanche
conditions has been characterized by means of suitable electrical tests, such as
UIS, together with the Lock-In thermography. Finally, the design parameters
which affect the avalanche of an IGBT are defined and the guidelines to
improve the ruggedness of the structure are reported.
Scientific contributions
The main scientific contributions of this work are the following:
• Development of an automatic calibration procedure for IGBT, based on
the terminal characteristics of device.
• Definition of an optimized design for a Trench-IGBT structure with the
adoption of Emitter modulation technique and a swallow recessed Emit-
ter contact.
• Development of a physical model to trace the I-V curve of the vertical
PNP of an IGBT, starting from the physical features of the structure.
• Analysis of the filamentation phenomenon in UIS condition in the verti-
cal PNP of the IGBT structure. The structure has a width of 600µm and
the Periodic Boundary Conditions have been adopted.
• Development of a graphical method to analyze the parallel of two
dipoles driven in current.
Chapter 1
Insulated Gate Bipolar
Transistor
T he Insulated Gate Bipolar Transistor (IGBT) is nowadays the most usedsilicon power device in the range of the medium/high power applica-
tions. Typical field of applications are: automotive, trains, variable speed re-
frigerators, air-conditioners and even stereo systems with switching amplifiers.
Basically it is a three-terminal device which combines the advantages of both
the Bipolar transistors and the MOSFET. Actually it has the simple Gate-drive
characteristics of the power MOSFET devices and the high-current and low
saturation-voltage capabilities of the power BJT. From the physical point of
view, the IGBT is a four-layer structure (P-N-P-N) with a MOSFET structure
which control the current flux of the entire device. The first proposal for an
IGBT structure was taken by a Japanese researcher named Yamagami, who
in a 1968 Japanese patent application proposed a MOS controlling a positive-
negative-positive-negative (PNPN) semiconductor device without regenerative
action[1]. From the experimental point of view, the mode of operation pro-
posed by Yamagami was discovered by B. J. Baliga, which implemented a
vertical structure with a V-Groove Gate region[2]. The same mode of opera-
tion was reported in [3] where the structure is called Insulated-Gate Rectifier
(IGR), in [4] where the structure is called Insulated-Gate Transistor (IGT) and
in [5] where the Conductivity-Modulated Field-Effect Transistor (COMFET)
structure is reported. The same operation mode was proposed by Plummer
with its four-layer device (SCR) filed in 1978, issued on 1980 [6] and reissued
in 1990 [7]. In 1980 Hans W. Becke and Carl F. Wheatley proposed a struc-
ture similar to the IGBT, called Power MOSFET With an Anode Region [8],
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in which it is claimed that the structure exhibits a Latch-up immunity in all the
operative range of the device. The Latch-up phenomenon has been the main
limitation for the commercialization of the new device. The first devices ca-
pable to experimentally sustain high currents and high voltages was presented
by Baliga et al. [4] and by J.P. Russell et al. [5]. However, this first generation
of devices suffered of Latch-up weakness and they showed a slow switching
behavior. The latter drawback was overcame by using the electron irradiation
lifetime killing technique [4], [9], which reduces the lifetime in the structure
and the stored charge is removed faster during the turn-OFF of the device. In
[10] it is shown the effective device capability to work at high temperatures.
The robustness of the new device for the entire operation range was demon-
strated for the first time in 1984. Actually, in [11] it was demonstrated the
Short-Circuit withstanding capability of the device of a 1200V IGBT which
has been tested with a bus voltage of 600V for 25 µs. When the speed was
increased and the Latch-up suppressed for the interest range, the IGBT was
introduced in the market of the power semiconductor devices from the Toshiba
company. It was demonstrated that the product of the operating current density
and the collector voltage exceeded the theoretical limit of bipolar transistors,
2 · 105W/cm2, and reached 5 · 105W/cm2[11], [12].
1.1 Basic design
In Fig. 1.1 a sketch of a basic IGBT structure is reported for a Planar Non-
Punch-Through IGBT (NPT-IGBT) and a Planar Punch-Through IGBT (PT-
IGBT). These designs are only two of the several structures which have been
presented in literature to implement the device. The overall device is usually
organized like a multi-cellular structure that is obtained by repeating the ele-
mentary cell many times and by extruding it. This solution returns a very high
aspect ratio for the MOSFET part of the device (W/L). The different regions
of the device are well visible. As mentioned before the structure shows a P-
N-P-N structure, that in normal conditions is not active like a thyristor. More
in detail, the N+ region is the Emitter diffusion, which is the Source of the
MOSFET part of the device, the P-Body region is the Body of the MOSFET
part of the device and, at the same time, it is the Collector of the vertical PNP
structure present into the IGBT. The doping profile of the P-Body region at the
Silicon/Oxide interface defines the Threshold voltage of the MOSFET part of
the device. The Base of the PNP structure (the Drain of the MOSFET part) is
called Drift-Layer and it has a doping concentration in the order of 1013-1014
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Figure 1.1: (a) Sketch of an elementary of a Planar NPT-IGBT struc-
ture and (b) a Planar PT-IGBT structure.
cm−3. The P+ region is the Collector of the IGBT (the Emitter of the ver-
tical PNP) and it is also called hole-injecting layer. It has to be pointed out
that when the current level becomes very high, up to the latching current, the
parasitic NPN structure (N+-P-N-) of the IGBT becomes active and the MOS-
FET part is not able to switch off any more the current into the device. In the
PT-IGBT structure the Buffer-Layer is present as well (See Fig. 1.1(b)).
In Fig. 1.2 the doping profiles of the structures sketched in Fig. 1.1 are
reported. The NPT structure is usually made by starting from a low doped
silicon wafer with a thickness which depends on the blocking voltage of the
device. The back of the structure is obtained by doping diffusion up to the
junction J1. For the PT design the process is different. More in detail the
N- layer is epitaxially grown on a P+ silicon wafer and the thickness of the
epitaxial layer defines the blocking voltage of the device. The top designs of
the two geometries in Fig. 1.1 are made with the same technological steps. The
Planar design reported in Fig. 1.1 is also called Self-Aligned since both the N+
and the P diffusion are made by aligning them to the border of the Gate. More
in detail, after the deposition of the Gate oxide and the Polysilicon Gate, the P
region is made by means of ionic implantation and the Gate border works like
a mask for the dopant implantation and the lateral diffusion defines the channel
region. In a second step the N+ region is made and it is aligned to the Gate
as well as the P region and the difference in depth of the N+ and the P region
defines the channel length of the MOSFET part. Therefore the top part of the
device is similar to that of a Double-Diffused power MOSFET (DMOS).
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Figure 1.2: (a) Doping profile along the dashed line for the Planar
NPT-IGBT structure in Fig. 1.1(a) and (b) the doping profile along the
dashed line for the Planar PT-IGBT structure in Fig. 1.1(b).
1.2 Device operation and modeling
The presence of the P+ Collector layer is the key of the success of the IGBT
since it allows the conductivity modulation into the Drift-layer in on-state con-
ditions. To simplify the analysis the device behavior, it is supposed that the
Emitter terminal is connected to ground. Whether the Gate-Emitter voltage is
kept to zero and the Collector voltage is increased, the Collector/Drift junction
is forward biased, while the P-Body/Drift junction is reversely biased and the
current flow is limited to the leakage current of the junction until the open-
base breakdown voltage of the vertical PNP is reached. This is called forward
blocking condition. Whether the Gate-Emitter voltage is fixed to zero and a
negative potential is applied to the Collector terminal, the P-Body/Drift junc-
tion is directly biased and the Collector/Drift junction is reversely biased. This
is called reverse blocking condition. In general, the blocking voltages relative
to the two illustrated conditions can be very different for the different families
of IGBT structures. Only for NPT structure the forward blocking capability is
equal to the reverse blocking capability because of the symmetry of the struc-
ture; since both the Collector region and the P-Body region have a doping
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concentration some order of magnitude higher than that of the Drift-Layer, the
blocking voltage of the Collector/Drift junction and that of the P-Body/Drift
junction are similar. For the PT structure the forward blocking voltage capabil-
ity is sensibly higher than that in reverse blocking conditions basically because
of the high doping concentration of the Collector/Buffer junction. The on-state
condition is achieved when a Gate-Emitter voltage higher than the Threshold
voltage is applied. Whether a positive voltage is applied to the Collector of the
device, the electron current can flow through the MOSFET channel and it is
injected into the Drift-Layer and the Collector/Drift junction is directly biased
and the holes are injected into the Drift-Layer. In this condition the double in-
jection occurs into the Drift-Layer because of both the holes injected from the
Collector/Drift and the electrons coming from the N-MOSFET channel. The
electrons and the holes recombine into the Drift-Layer to keep the neutrality
and the exceeding holes are collected by the Collector of the PNP. When the
current density increases, the density of the mobile charges becomes higher
than the doping concentration of the Drift-Layer. This effect is named conduc-
tivity modulation and it decreases the resistance of the Drift-Layer. Therefore
the current density of an IGBT is much higher than that of a Power MOSFET.
Because of the overall doping profile, the P-Body/Drift junction con not be
directly biased in on-state, therefore the vertical PNP does not work in satu-
ration. However, when the voltage drop across the inversion layer becomes
comparable to the difference between the Gate voltage and Threshold voltage,
the MOSFET goes in pinch-off condition, limiting the current. When the cur-
rent is limited by the MOSFET, the overall current is limited as well, therefore
the Collector current saturates. The main limitation in switching frequency
for IGBTs is related to the turn-off of the vertical PNP. As mentioned before,
during the on-state the conductivity modulation phenomenon occurs into the
Drift-Layer and a certain amount of charge is stored. When the Gate voltage
is driven to zero to switch-off the IGBT, when the channel closes part of the
stored charge is still present into the Drift-Layer. Therefore, the remaining
charge is swept out by the recombination phenomenon and a certain time is
needed to remove the charge (typically there are not external contacts with the
Drift-Layer region). During the charge removal time the device exhibits the
typical Collector current tail which differentiates the IGBT from the power
MOSFET. As mentioned before to increase the speed of the IGBT, especially
in PT-IGBT designs, lifetime killing techniques are adopted to increase the re-
combination rate into the structure (e.g. [4]). In the PT-IGBT structure the
lifetime is also reduced by means of the doping concentration of the Buffer-
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layer. In particular the more the doping concentration increases, the more the
lifetime decreases with the consequent reduction of the holes injection into the
Drift-Layer. The latter effect reduces the stored charge into the Drift-Layer
and the current tail duration. The main drawback is the increase of the Volt-
age drop in on-state which increases when the lifetime decreases. Usually in
NPT structures the lifetime killing technique are not adopted, therefore these
devices have a low VON but a lower speed. An IGBT model must be able to
describe with a suitable accuracy the behavior the device in a circuit and in a
reasonable time. IGBT modeling can be pursued by three approaches[13]:
1. Analytical Device and Circuit Simulations - The behavior of the device
is described like the connection of different discrete devices (e.g. MOS-
FET and P-i-n or MOSFET and BJT). This approach provides a physical
understanding of the device behavior and allows to calculate the output
curves of the device in a generic circuit. Great attention has to be paid
when dynamical simulations are performed.
2. Numerical device simulation - Part of the device structure is recreated
and the terminal characteristics are calculated by solving the Drift-
Diffusion equations which regulate the physics of the semiconductor
devices. The semiconductor equations can be coupled to the thermal
equations keep into account the electro-thermal effect in the structure.
The precision of the results is very high, but the exact knowledge of all
the design parameters of the structure have to be known. This simulation
usually need long time to run.
3. External behavior modeling - In this approach the only information are
the terminal curves without any concern for the internal structure of the
device. This approach is used for very complex circuits with a large
number of devices.
Typically, the terminal characteristics of the IGBT are analyzed by using
the first approach proposed above. In Fig. 1.3(a) the equivalent circuit of
the structure is sketched and the resistance of the P-Body layer (responsible
of the latching of the device) is reported together with the resistance of the
Drift-Layer region. When different techniques are adopted to suppress the
Latch-up phenomenon, the parasitic NPN transistor con be removed from the
circuital schematic together with the resistance of the P-Body Layer and a
simplified circuit can be considered (See Fig. 1.3(b)). A simpler schematic
circuit, a MOSFET with a P-i-N power diode is series, is also adopted for the
1.3 DC characteristics 7
(a) (b)
Figure 1.3: (a) A schematic of the IGBT structure and (b) a simplified
version without the parasitic NPN transistor.
description of the IGBT. However this approach does not keep into account the
hole injection into the Drift-Layer.
1.3 DC characteristics
By means of the schematic in Fig. 1.3(b), the DC characteristics of a PT-IGBT
are evaluated in this section. Basically, the IC − VGE and IC − VCE families
of curves are needed to characterize the behavior of the device in on-state. The
analysis of the transfer characteristic, IC−VGE , can be divided is two regions:
the sub-threshold region and the high-current region. In an IGBT the IC−VGE
characteristic in the sub-threshold region is dominated by two contributes: the
leakage current of the reversely biased P-body/Drift junction, enhanced by the
gain of the vertical PNP [14], and the diffusion current which flows through the
weakly depleted region at the gate oxide/P-body interface.The second contri-
bution to the current in the sub-threshold region is due to the diffusion current
due to the weakly depleted region at the silicon/dioxide interface. By using the
extended expression of the surface potential [15], the sub-threshold slope, in
semilogarithmic scale, can be evaluated by the following equation:
SS−th =

ln(10)
KT
q

1 +
CD
COX
−1
(1.1)
8 1. Insulated Gate Bipolar Transistor
Figure 1.4: The sub-threshold characteristic of a PT-IGBT (VCE = 10V ).
where CD is the depletion region specific capacitance, K is the Boltzman
constant and COX is the oxide specific capacitance. The sub-threshold re-
gion slope decreases by increasing the temperature by the KT/q term. The
two contributes described above are both present for each VGE value in the
sub-threshold curve. At low VGE values, the P-body/Drift leakage current is
predominant and the collector current is almost constant and related to the Col-
lector voltage applied (since the depletion region reduces, it slightly decreases
by increasing the gate voltage). By increasing the gate voltage, the diffusion
current, due to the weak depletion region below the gate oxide, becomes higher
assuming an exponential behavior (linear in semilogarithmic scale). When the
strong inversion occurs and the channel is formed (VGS > Vth), the current
flowing in the channel is due to drift transport and the characteristic is not
linear anymore. An experimental sub-threshold curve is reported in FIG. 1.4.
When the Gate voltage reaches the threshold voltage, an electron current,
which is injected into the Drift-Layer, starts to flow through the channel region.
At this point the electron current coming from the channel feeds the Base of the
bipolar transistor. The bipolar transistor activation leads to an enhancement of
the collector current (compared to the one of a power-MOSFET with the same
rating and geometrical features). In a first-order analysis, the collector current,
assuming a pinch-off condition for the MOSFET part of the T-IGBT structure,
can be evaluated by [14]:
IC =
µnCOXWCH
2LCH (1− αPNP ) (VGE − Vth)
2 (1.2)
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where WCH is channel width of the MOSFET, αPNP is the current gain
of the vertical PNP and LCH is the channel length of the MOSFET part.
The main difference between the two designs in §1.1 from the point of view
of the saturation current is related to the variation of the current gain of
the vertical PNP. Actually the current gain of the PNP can be calculated by
αPNP = γEαT,PNP , where the γE and αT,PNP are the Emitter efficiency
and the transport factor of the vertical PNP, respectively. These two values are
strongly dependent on the design of the IGBT [14].
The on-state voltage drop (VON ) for an IGBT can be modeled like the sum
of three contribution:
VON = VP+N + VNB + VMOSFET (1.3)
where VP+N is the voltage due to the forward biased Collector/Buffer
junction, VNB is the voltage drop in the Drift-Layer region and VMOSFET
is the contribute due to the MOSFET part in the structure. For a PT-IGBT
structure the voltage due to the forward biased Collector/Buffer junction can
be calculated by:
VP+N =
KT
q
ln

p0ND,NB
ni2

(1.4)
where p0 is the hole concentration at the P+ Collector/Buffer junction (J1)
and ND,NB is the doping concentration of the Buffer-Layer. The contribute
due to the MOSFET region can be evaluated by:
VMOSFET =
JCLCHp
2µnCOX (VG − VTH) . (1.5)
where p is the pitch of the elementary cell (the pitch is considered here as
the distance between two consecutive Gates).Whether the doping profile and
the geometrical features of the structure are defined, VNB is the only contribute
which is very sensitive to the lifetime (τHL) in the Drift-Layer and it can be
evaluated by summing two contributes:
VNB = VNB1 + VNB2 (1.6)
where
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(a) (b)
Figure 1.5: (a) Transfer characteristic and (b) output characteristics of
a PT-IGBT structure.
VNB1 =
2LaJCsinh(WN/La)
qp0 (µn + µp)
tanh−1

e−(WON/La)

− tanh−1

e−(WN/La)

(1.7)
and
VNB2 =
KT
q

µn − µp
µn + µp

ln

tanh (WON/La) cosh (WON/La)
tanh (WN/La) cosh (WN/La)

. (1.8)
where La =
√
DaτHL is the ambipolar diffusion length, Da is the diffu-
sion coefficient, τHL is the high injection level lifetime,WON is the depletion
layer depth,WN is the length of the not depleted region of the Drift-layer and
JC is the Collector current density. The first term is the most sensitive to the
high-injection level lifetime in the drift-layer since it is at the denominator
in the term. In Fig. 1.5 both the experimental transfer characteristic and the
output characteristics of a PT-IGBT are reported.
1.4 Dynamic switching characteristics
The great success of the IGBTs is due to their DC features as well as their
driving facility. Actually the MOSFET part of the device allows the use a
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simplified driving circuitry. The vertical PNP of the structure allows to achieve
very low losses in ON-state conditions, but, at the same time, it slows down
the dynamics of the overall devices and increases the switching losses. In this
section the turn-ON and the turn-OFF waveforms are reported together with a
brief description of the physical mechanisms which occurs.
1.4.1 Turn-ON
The turn-ON signal is applied to the Gate of the MOSFET part of the IGBT.
This is one of the most important features of the IGBT since it is controlled
in voltage rather than current (as happens in BJTs). However differently from
the power MOSFET, the IGBT takes a longer time to turn-ON because of the
time needed to force both the MOSFET and the BJT in conduction state. To
turn ON the IGBT, the input capacitance between Gate and Emitter is charged
to a voltage VGE higher than the threshold voltage Vth. Since the switching
applications are the most relevant field of the IGBTs, the turn-ON mechanism
is strictly related the Free-Wheeling Diode (FWD) used in the circuit (See Fig.
1.6).
To evaluate the turn-ON characteristics it is supposed that the circuit time
constant is >> the switching time of IGBT used in a way that the IL current
is constant. When the IGBT is off, the current flows into the FWD and the
voltage drop across the L0 inductance is almost zero [16],[13].
The switching waveforms of an IGBT in a clamped inductive circuit are
shown in Fig. 1.7. The IGBT turn-ON switching performance is dominated by
its MOSFET structure. During the time interval 1 the Gate current charges the
constant input capacitance with a constant slope until the Gate-Emitter voltage
reaches the threshold voltage Vth of the device. During the time interval 2 load
current is transferred from the diode into the device and increases to its steady-
state value. The Gate voltage rise time and IGBT transconductance determine
the current slope and as a result the time interval 2. When the Gate-Emitter
voltage reaches VGG(on) that will support the steady-state Collector current,
Collector-Emitter voltage starts to decrease. After this there are two distinct
intervals during IGBT turn-ON. In the first interval the Collector-to-Emitter
voltage drops rapidly as the Gate-Drain capacitance Cgd of the MOSFET por-
tion of IGBT discharges. At low Collector-Emitter voltage Cgd increases. A
finite time is required for high-level injection conditions to set in the Drift-
Layer region. The PNP-transistor portion of IGBT has a slower transition to
its on-state than the MOSFET. The Gate voltage starts rising again only after
the transistor comes out of its saturation region into the linear region, when
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Figure 1.6: Typical circuit for the evaluation of the turn-ON and turn-
OFF losses.
Figure 1.7: Turn-ON waveforms for a NPT-IGBT.
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complete conductivity modulation occurs and the Collector-Emitter voltage
reaches its final ON-state value.
1.4.2 Turn-OFF
The turn-OFF in IGBTs is characterized by the presence of a current tail after
switch-off of the MOSFET part of the device. This tail is the main source of
the losses and it limits also the the maximum switching frequency at which the
device can work. Depending on the application, the lifetime into the structure
can be modified by acting on the Collector/Drift design or by acting on the
lifetime of the structure by means on lifetime killing techniques. In general,
during turn-OFF the stored charge must be evacuated; this sets rate of rise in
collector voltage dVCE/dt, as the charge is extracted and the depletion layer
expands . Fig. 1.8 shows a typical NPT IGBT inductive turn-OFF waveform,
with the five phases of turn-OFF described as follows [17],[14]:
1. The gate voltage VGE falls to a level set by the MOSFET channel cur-
rent (approximately proportional to the collector current IC ) and the
MOSFET channel is in linear operation during this phase.
2. The MOSFET channel is now in saturated operation. The Miller capaci-
tance CGC charges through the gate and the collector voltage VCE starts
to rise.
3. When the accumulation layer under the gate has disappeared, the Miller
capacitance decreases suddenly and VCE increases sharply. dVCE/dt is
now limited by the rate at which the depletion layer can expand.
4. When VCE has reached approximately the supply voltage Vdc, the free-
wheel diode can turn ON. This allows IC to fall to a level ICT set by
the remaining stored charge, and the collector VCE exhibits the classic
overshoot from discharging the stray inductance.
5. The current tail now begins, and IC is now set only by the remaining
stored charge and recombination rate. The tail current is strongly depen-
dent on the high-level carrier lifetime τ in the drift region and the charge
remaining in the Drift-Layer.
The mentioned turn-off mechanism, however, becomes more complicated
when the RBSOA has to be defined. Actually when silicon power devices turn-
off in harsh conditions (over-voltage, over-current, over-temperature and so on
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Figure 1.8: Turn-OFF waveforms for a NPT-IGBT.
conditions) complex phenomena appear which can lead to the destruction of
the device [18], [19], [20], [21]. In all of these works the main problem is the
presence of a current inhomogeneity, which can lead to a premature failure of
the device since a great amount of power is dissipated in a reduced area of the
device. The current filamentation is due, basically, to the avalanche generation
and it is triggered when the power electrical system subjects the device to a fast
dynamical transient [22] and the phenomenon is accentuated for high current
densities. The failure analysis in power p-i-n diodes has been investigated in
many works (e.g. [23],[24]) and the dynamic avalanche phenomenon has been
addressed like the main cause of failure since it introduces a strong instability
into the device during the turn off and leads a current filamentation on both
the cathode and anode side. Actually, the dynamic avalanche phenomenon
has been investigated also in thyristor-like devices (IGBTs and GTOs) and
the current crowding has been addressed like a detrimental factor for for the
ruggedness of the devices (e.g. [18], 12,[25]). The dynamic avalanche can be
outlined in this way: when the accumulation layer at silicon/oxide interface
goes to zero(after the Miller’s plateau), the channel closes and the current falls
down abruptly together with the collector voltage which rises up to the bus
voltage steeply. During this phase the depleted drift-layer(at the P-body/Drift
junction) increases with a certain velocity which defines the dVCE/dt. At the
same time, then, coexist two regions in the Drift-Layer: A depleted region and
a region where the carriers are still stored (so called plasma). In general a sec-
ond depleted region can appear between the plasma region and the collector
region of the device [26]. In has to be pointed out that the collector voltage in-
crease is strictly related to both the inductive load and the parasitic inductance
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of the circuit. The latter contribute is the only one present at the turn-off after a
Short-circuit test [27]. As mentioned before a depleted region at P-body/Drift
junction rises up during the channel closure, but at the same time a great flux
of holes passes through this region, changing the net charge in that region. In
harsh conditions, by fixing the depleted region thickness at a certain time, it can
happen that the electric field steepness increases so much during the time laps
described before that a premature achievement of the critical electrical field
can occur and a strong carriers generation due to the impact ionization phe-
nomenon occurs. When the latter condition is achieved the dynamic avalanche
is occurring into the device and a strong instability influences the carriers dis-
tribution along the whole area of the device. Usually the voltage at which
the dynamic avalanche occurs is much lower than the static one, and a typical
marker of the phenomenon is a flat collector voltage waveform. In literature
the dynamic avalanche topic has been tackled from different points of view. In
[17], [28] and [22] the turn-off phenomenon is investigated and an analytical
model for the dVCE/dt behaviour during the the turn-off/dynamic avalanche
phase is proposed. A complete modeling of the collector voltage dynamic is
reported in [17] where the temperature dependence of dVCE/dt is included
into the model in order to complete the theoretical analysis introduced by [28],
[22]. Some interesting experimental guidelines to enhance the reliability of
the IGTBs in avalanche conditions are reported in [29] where it is highlighted
that a great improvement of the ruggedness can be achieved by making an ac-
tive area with a lower breakdown voltage, compared to the termination one.
However, as observed by the authors, the restrictions imposed by the on-state
performances are usually stronger that that in avalanche conditions. In [27]
an experimental investigation of the dynamic avalanche effect on the SCSOA
is presented and general guidelines to improve the reliability during the short-
circuit are reported. In [30] an experimental investigation of the devices failure
has been used to define the geometrical parameters which enhance the rugged-
ness in hard-switching conditions. TCAD simulators have been widely used
to investigate the failures due to the dynamic avalanche effect (e.g.[18], [19],
[20]), and, together with the support of the experimental characterization of
the devices in stressful conditions, the failure causes have been explained. In
[18] the filamentation phenomenon is investigated for GTO devices and it is
shown like the dynamic avalanche phenomenon gives an instability to both the
current distribution into the device and to the collector voltage. In [19] the
failures for high power IGBT modules are reported and explained by means
of both the TCAD simulations and analytical approach. It is highlighted that
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the geometrical features of the die strongly affect the ruggedness of the device
in over-current and over-temperature turn-off conditions. In [31],[32] the cell
termination is analyzed when the dynamic avalanche occurs. In [21] by means
of TCAD simulation has been shown that the current filamentation, in differ-
ent families of silicon power devices, has a crucial role into the failure of them
and some parameters of the elementary cell are linked to the ruggedness of the
device. TCAD simulators recently have been used to investigate the physics
involved into the turn-off of large area devices [33]. In this work a 3D wafer
level TCAD simulation has been performed and some of the most important
phenomenon which occurs during the turn-off of a GCT are investigated. The
dynamic avalanche phenomenon is investigated as well. The last work has
shown that it possible to use TCAD simulator also for very large areas, how-
ever it has to be pointed out that the analysed structure is quite simple from
the geometrical point of view compared to the complexity of a Trench-IGBT
structure which needs a huge number of nodes for a reliable description of a
real structure.
1.5 Latch-up
One of the problems that the IGBT structure has shown at the beginning of
its development is the Latch-up phenomenon. As mentioned before, the IGBT
has a parasitic P+NPN+ structure which is normally switched off. However,
when the Collector current reaches a critical value, the Emitter/P-Body junc-
tion can become forward biased and the thyristor structure starts to conduct
without the control of the Gate. The thyristor structure activation can lead to
the destruction of the device and suitable countermeasures have to taken.
In Fig. 1.9 the hole path below the N+ Emitter for a Planar-IGBT is re-
ported. When the device is in on-state conditions, the electron current flows
only into the MOSFET channel, while the holes are collected by the Collector
of the vertical PNP. These holes are collected all over the P-Body/Drift junc-
tion and part of them flow below the N+ diffusion and the resistance of the
P-Body layer causes a voltage drop at the junction. Even if the N+ emitter and
the P-Body are connected by the metal layer on the surface, when the current
density achieves a critical value, the voltage drop in a certain point (X) of the
Emitter/P-Body junction is high enough to activate the parasitic NPN (N+/P-
Body/Drift-Layer) of the structure. At this point the thyristor is active and it
there is no way to switch-off the IGBT. If Ip is the hole current and Rp is the
resistance of the P-Body, therefore
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Figure 1.9: Hole path in a Planar-IGBT.
VX = RpIp (1.9)
but for equation the hole current can be related to the electron current by
Ip =
αPNP In
(1− αPNP ) (1.10)
where αPNP is the current gain of the PNP. The Emitter current can be
written like:
IE = Ip + In =
In
(1− αPNP ) . (1.11)
By means of equations (1.9), (1.10) and (1.11)
VX = αPNPRpICE . (1.12)
The Latch-up phenomenon occurs when αNPN + αPNP = 1 and this
condition is achieved when a voltage equal to the Built-in potential drops at
the Emitter/P-Body junction. The resistance Rp is proportional to the length
of the N+ region (LE) and to the sheet resistance of the P-Body region (ρsp).
Therefore, the current at which the Latching occurs is [13]:
IL,SS ∝ Vbi
αPNPρspLE
. (1.13)
Even if this expression gives only a rough evaluation of the current density
at which the Latch-up occurs, it indicates the guidelines to improve robustness
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of the device. Basically it possible to act on the design of the N+ Emitter re-
gion by LE , on the doping profile by ρspLE and on the current gain of the
vertical PNP by αPNP . All of these parameters are strictly related to the over-
all design of the device, but the main solutions to the problem are concentrated
to the reduction of Rp. The structure in Fig. 1.9 is very weak from the point of
view of the Latch-up since the doping profile of the P-Body region is constant.
The P-Body doping concentration defines the threshold voltage of the MOS-
FET structure and it can not be increased to reduce the sheet resistance (the
sheet resistance reduction implies an increase of the threshold voltage). The
typical values of doping profile for the P-Body region are too low and an high
value for the sheet resistance is achieved, therefore the voltage drop needed to
turn-on the thyristor is achieved for low currents because of the high value of
the resistance. Different solutions to the problem have been proposed in liter-
ature to suppress the Latch-up. In [34] it is reported one of the most effective
solutions to the problem. Actually the P-Body region is made with two doping
diffusion; one defines the threshold voltage of the MOSFET structure and the
other reduces the sheet resistance along the path of the holes. The main draw-
back is the accuracy needed to avoid that the additive diffusion for the Latch-up
phenomenon reaches the oxide interface and changes the threshold voltage of
the device. In [35] the adoption of a buried layer below the N+ diffusion is
proposed. This technique eliminates the drawback of the previous technique
and doubles the current at which the Latching occurs. In [11] a great great im-
provement of the Latch-up phenomenon is achieved by making only one N+
diffusion per Gate. In this way a part of the current flows below the N+ region
on one side and on in the other side the current flows through the P-Body re-
gion but not below the N+ region since it is not present. In [36] to overcome
the problem of the higher doping concentration which can be caused by the
previous techniques an additive N-layer is made below the channel to reduce
the net doping concentration. A great improvement of the Latch-up immunity
has been achieved when the Trench-IGBT structure has been introduced. Ac-
tually, in this structure the MOSFET channel is vertical and the hole flux is
drastically reduced compared to the planar design. The Latch-up ruggedness
can be improved by adopting the same principle in [34]; a P+ region is made
in the middle of the P-Body contact to reduce the sheet resistance (See Fig.
1.10). In [37] a reduction of the Latch-up phenomenon is achieved by using a
recessed contact for the Emitter region.
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Figure 1.10: Sketch of a Trench-IGBT structure.
1.6 Safe Operating Area
An important parameter which defines the ruggedness of a power device is
its Safe Operating Area (SOA) which is the area in the I-V plane where the
Collector current and the Collector/Emitter voltage can lay without a reduc-
tion of the reliability of the device or destruction of the device. Typically for
low collector currents the maximum voltage is limited by the open-base break-
down voltage of the vertical PNP. It has to be pointed out that the avalanche
breakdown, which define the maximum voltage that the device can sustain, can
occur at the termination of the device as well as in the active area of the de-
vice, depending on the design of the two regions (this subject will be analyzed
in detail in Chapter 4) and on the electro-thermal interaction between the two
regions. For low voltages, the maximum current for a power device is limited
by the dissipated power, however for IGBTs the main cause of failure is related
to the Latch-up phenomenon. As shown in §1.4, during the turn-OFF and turn-
ON of the device the Collector voltage and the Collector current can be high at
the same time, with an high power dissipation into the structure. In these con-
ditions the avalanche-induced second breakdown can lead to the destruction of
the device. This phenomenon defines the Forward-Biased Safe Operating Area
(FBSOA) when the device is turned on and the Reverse-Biased Safe Operating
Area (RBSOA) when the device is turned off. The reliability of an IGBT is
also related to the Short-Circuit withstanding capability of the device, which
the maximum time which the device can stand the Short-Circuit condition be-
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Figure 1.11: SOA of an IGBT.
fore the failure of the device occurs. The Short-Circuit Safe-Operating-Area
defines this feature of the device.
In Fig. 1.11 a sketch of the SOA an IGBT is reported. As it is visible the
SOA increases when a pulsed condition occurs: the more the ton decreases, the
more the maximum Collector voltage and Collector current increases. Any-
way the maximum Collector voltage and Collector current are limited by the
avalanche breakdown phenomenon and the Latch-up.
1.6.1 FBSOA
The maximum Collector-Emitter blocking voltage when the Collector current
is saturated defines the FBSOA. In this condition a great amount of mobile
charge flows into the Drift-Layer and, because of the high electric field into the
depletion region, the electrons and the holes are accelerated to their saturation
velocity, vsn and vsp respectively. Therefore, the electrons and holes density
can be calculated starting from the electron and holes currents
n =
Jn
qvsn
, p =
Jp
qvsp
(1.14)
and the total positive charge into the depleted Drift-Layer can be evaluated
by
Q+ = ND − Jn
qvsn
+
Jp
qvsp
(1.15)
1.6 Safe Operating Area 21
where ND is the doping concentration of the Drift-Layer. In FBSOA Q+
is higher than in low current conditions (typically p¿¿n) and because of the
Poisson low, the slope of the electric field increases into the depletion region
and the critical Electric Filed increases as well. In this condition the breakdown
voltage decreases and a rough estimation of the breakdown voltage can be
obtained by [13]
BVSOA =
5.34× 1013
(Q+)
0.75
. (1.16)
The transistor effect has to be taken into account as well, therefore the
condition αPNPM = 1 has to be satisfied in avalanche conditions, where
αPNP can be approximated by
αPNP =

cosh

W
La
−1
(1.17)
and by the Miller relation [38] the multiplication factor M can be calcu-
lated by
M =

1−

V
BVSOA
n−1
(1.18)
where W is the undepleted Base and n = 4− 6. From the above equations
can be concluded that the breakdown voltage of the active area can be lower
than that of the termination and the limitation in voltage occurs at a lower
voltge.
1.6.2 RBSOA
The RBSOA is crucial in turn-OFF conditions. It has to be pointed out that
in turn-off conditions the only carrier present into the depletion region are the
holes, therefore the Q+ value defined before con be evaluated by
Q+ = ND +
Jp
qvsp
(1.19)
but since the only carriers present into the device are holes, it can be written
that Jp = JC and
Q+ = ND +
JC
qvsp
(1.20)
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From the latter equation it is clear that the phenomenon shown in turn-ON
is enhanced and the breakdown voltage in turn-OFF becomes lower than that
in turn-ON, limiting further the maximum Collector voltage.
1.6.3 SCSOA
When the Short-Circuit condition is achieved on the device, the maximum time
it can stay in this condition defines the Short-Circuit Safe-Operating-Area. The
power dissipated per unit of area during the Short-Circuit can be easily calcu-
lated since the current is the saturation current of the device (JC,SAT ) and the
voltage is forced by the external circuit (VCS). The power per unit of are a can
be calculated by
PD = JC,SATVCS (1.21)
In [39] it is demonstrated that the maximum temperature at which an IGBT
can operate id 700K. At this temperature the high leakage current overcomes
the built-in potential and the current con not be switched off anymore. If it
supposed that the power is dissipated uniformly in the die, the maximum time
which the device can withstand the Short-Circuit condition can be evaluated
by [14]
tSCSOA =
(TCR − THS)WSiCV
JC,SATVCS
(1.22)
where TCR = 700K, THS is the heat sink temperature, WSi is the thick-
ness of the silicon wafer and CV is the volumetric specific heat of the silicon.
The relation highlights that the SCSOA increases by reducing the saturation
current of the Collector or by reducing the Collector voltage. By using realis-
tic values for the different parameters it has been shown that equation (1.22)
gives an overestimation of the SCSOA because the power is not dissipated uni-
formly into the structure and the heat equations have to be taken into account
to evaluate the temperature distribution along the device. By solving the tem-
perature diffusion equation, the temperature distribution in the time and the
space can be evaluated by
T (y, t)− THS = (RT t) e−(y/Lt) (1.23)
where LT is the thermal diffusion length (40µm for silicon) and RT can
be evaluated by
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Figure 1.12: Development of the IGBT technology.
RT =
dT
dt
=
KTJC,SATVCS
WSiCV
(1.24)
whereKT keeps into account the non-uniformity of the temperature in the
structure. The last equations give a good estimation of the of the SCSOA of
the device, however it is only an estimation since the exact evaluation of the
SCSOA of the device is strongly dependent on the design of the structure and
an accurate evaluation can be obtained by means of Finite Elements Method
(FEM) simulations.
1.7 State-of-art designs
In this section a brief review of the different generations of IGBTs are reported
together with the last design proposed to improve the performances.
As mentioned before, the great success of IGBTs is due to their high ro-
bustness and reliability in harsh conditions. It has to be pointed out that the
success of the IGBT modules is also related to the strong effort to the de-
velopment of smaller packages (e.g. [40]) and more reliable power modules.
However the higher development has been achieved in the definition of new
IGBT design with higher performances. In Fig. 1.12 the development of the
IGBT technology is reported and the Figure Of Merit (FOM) is the compara-
tive parameter, defined like
FOM =
JC
VONEoff
(1.25)
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where the JC is the device rated Collector current density, VON is the
Collector voltage drop at the rated Collector current density and Eoff is the
turn-OFF switching energy at Tj = 400K. The first three generations were
based on the Planar technology (See Fig. 1.1) and the main development have
been focused on the improvement of the superficial structure. More in detail a
finer surface pattern and shallow diffusion processing technologies have been
adopted to improve the performances [41]. Basically a reduction of the VON
is achieved by reducing the cell pitch and keeping constant the active area. In
this way the channel width of the MOSFET part increases, then the current
density increases as well. The main drawback of this solution is the enhance-
ment of the effect of the parasitic JFET (in the Planar design the JFET region
is located below the Gate between the two adjacent P-Body regions) which
increases the voltage drop in on-state. A great improvement of the perfor-
mances was achieved by adopting the Trench-IGBT design (See Fig. 1.10),
passing from the third to the fourth generation[42]. This technology allowed
to drastically reduce the VON because of the higher current density per unit of
area. This means that the chip area was reduced compared to the same device
in planar technology. However this solution has two main drawbacks: A re-
duction of the SCSOA and an increase of the Gate capacitance. The former
problem was solved by increasing the cell pitch of the structure. In order to
allow in a simple way the increase of the cell pitch, the PCM (Plugged Cell
Merged) technology was developed to link alternatively the Gate polysilicon
the Emitter contact. The technique reduces the Gate capacitance as well, how-
ever the VON increases again. In Fig. 1.13 the conventional Carrier Stored
Trench Bipolar Transistor (CSTBT) structure is reported together with the car-
riers profile when the device is in on-state condition. The CSTBT design is
compared to the Trench-IGBT and the P-i-n Diode structures. As it is visible,
the PCM technology is adopted, but an N layer is added below the P-Body
region. This additive layer increases the carrier density at the Cathode side
and the VON decreases because of the higher conductivity modulation at the
Cathode side. The last improvements for the CSTBT technology are reported
in [43]
A recent improvement of the IGBT performances [44] was achieved from
the structure reported in Fig. 1.14, called Partially Narrow Mesa (PNM) struc-
ture. The particular shape of the Trench-Gate allows an extreme injection en-
hancement which drastically reduces the VON of the device and improves the
VON − Eoff trade-off.
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(a) (b)
Figure 1.13: (a) Cross section of a conventional CSTBT structure
(fifth generation) and (b) carriers profiles in on-state in the CSTBT
structure compared to the Conventional Trench-IGBT structure and the
P-i-n Diode.
(a) (b)
Figure 1.14: (a) Schematic 3D view of the PNM-IGBT and (b) SEM
section of the structure.

Chapter 2
Simulation framework and
strategy
T he importance of an accurate silicon device design is increasing due tothe necessity of achieving an optimized management of the energy into
electronic systems. TCAD simulators are a well-established tool for both in-
dustry and research in the field of the semiconductor devices because of their
advantages in supporting the development of new devices and the investiga-
tion of their failures. The predictive capability of TCAD simulators is well
proved in CMOS and VLSI systems [45], [46] as well as in power semicon-
ductor devices field [47], [48]. However, the advantages related to the adoption
of TCAD simulators are subordinated to an accurate calibration of the phys-
ical models used in the numerical resolution of the semiconductor equations.
In this chapter the Sentaurus TCAD[49] environment is briefly introduced by
reporting the typical flow-chart of the simulations, together with the most rel-
evant physical model adopted to perform the simulations. After the overview
of the TCAD simulator, the strategy for the simulation of a multi-cellular
IGBT is presented. Finally, a procedure, assisted by minimization algorithms
of MATLAB c©, for the electro-thermal calibration of Trench-Insulated Gate
Bipolar Transistor (T-IGBT) elementary cell in Sentaurus TCAD is proposed.
The procedure is based on the fitting of the simulated isothermal terminal
curves (IC − VGE and IC − VCE characteristics) with the experimental ones.
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2.1 TCAD simulators
The great progress in the field of the semiconductor technologies has allowed
the production of devices with increasing performances in the time and the
TCAD simulators have been one of the key factor of this growth[50]. The
Technology Computer-Aided Design (TCAD) tool is referred to the use of
computer simulations to develop and optimize semiconductor processing tech-
nologies and devices. TCAD tools are used by most of the semiconductor
companies in the different technology steps of the development cycle. At the
beginning of the technology development, TCAD tools allow to explore prod-
uct design alternatives such as engineering the structure to enhance on-state
performances or the turn-off losses even if the experimental data are not read-
ily available. During the process integration stage, TCAD tools enable to do
simulation split runs such as Design of Experiment (DOE) to comprehensively
characterize and optimize the process, which saves time and money by reduc-
ing experimental runs on real wafers. Another great advantage of the TCAD
simulator is the possibility to simulate characteristics which can not be ex-
perimentally measured (e.g. the I-V curve in avalanche condition of a small
portion of device, especially in presence of NDR (See §4.1)).Different TCAD
simulators are present on the market (e.g. Atlas[51]) right now and in this
work the Synopsys TCAD software is adopted. It solves fundamental, physi-
cal partial differential equations, such as diffusion and transport equations, to
model the structural properties and electrical behavior of semiconductor de-
vices. This deep physical approach gives TCAD simulation predictive accu-
racy for a broad range of technologies. Therefore, TCAD simulations are used
to reduce the costly and time-consuming test wafer runs when developing and
characterizing a new semiconductor device or technology. TCAD tools are
ideal to optimize process modules and integration by fully exploring the pro-
cess parameter and, at the same time, the number of experimental wafers and
development cycles are reduced.
2.1.1 Simulation flow-chart
In Fig. 2.1 the typical simulation flow-chart in Sentaurus TCAD is reported.
With a TCAD simulator a real semiconductor device is represented in the
simulator as a virtual device whose physical properties are discretized onto
a nonuniform grid (or mesh) of nodes. Therefore, a virtual device is an ap-
proximation of a real device. The first step for the simulation of a structure in
a TCAD simulator is the definition of the geometry. This can be made in differ-
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ent ways. Actually one possibility is the definition of the geometry by means
of process emulators in which the technological steps are emulated(e.g. diffu-
sion, oxidation, ionic implantation and so on). This solution is very effective in
reproducing the real structure, especially when the technological processes are
calibrated. The main drawback is that usually the structure which is obtained
by technological emulation can not be easily modified and a parametric analy-
sis is difficult to perform since each variation of a parameter must be correlated
in a correct way to different technological steps (usually the final doping pro-
file is the superposition of the effect of different technological steps). A more
convenient way to perform a parametric analysis of the design of a device is the
reconstruction of the geometrical features from experimental characterizations
(e.g. SEM sections of test structure) and the reconstruction of the doping pro-
files from both the experimental characterizations (e.g. by means of Spreading
Resistance Profiling (SRP)) and the emulation of the technological steps. The
doping reconstruction can be achieved by the superposition of elementary an-
alytical doping profiles (e.g. Gaussian or Error-Function profiles). The latter
solution gives a lower quality definition of the doping profiles, however once a
suitable reconstruction of the doping profiles is achieved, the parametrization
of the structure can be performed for both the geometry and the doping pro-
files. This approach has been followed to perform the parametric analysis in
Chapter 3 and Chapter 4. The first step for the simulation of a device is the def-
inition of the geometry and in Sentaurus TCAD this can be made by means of
the Sentaurus Structure Editor software. In this environment the geometry, the
materials and the doping profiles can be defined and 2D or 3D structures can
be defined. As mentioned before, the Sentaurus TCAD solves the equations
by means of the FEM, therefore a suitable discretization of the domain, the
Mesh, is compulsory to achieve a predictive simulation in a reasonable time.
In general the definition of a good mesh can be very time consuming, espe-
cially for 3D structures where the number of nodes can diverge to achieve a
good predictability of the simulations. Therefore, it is compulsory to achieve a
good balance between the reliability of the simulation and the number of nodes
which define the simulation time. Some basic rules have to be adopted to im-
prove the efficiency of the of the mesh. Basically, the mesh must be densest
in those regions where a strong spatial variation of some physical parameters
occurs. More in detail, the density of nodes must be increased where the fol-
lowing conditions are expected:
• High current density (MOSFET channels, bipolar base regions)
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Figure 2.1: An overview of the simulation flow in Sentaurus TCAD.
• High electric fields (MOSFET channels, MOSFET drains, depletion re-
gions in general)
• High charge generation (single event upset (SEU) alpha particle, optical
beam).
In Sentaurus TCAD the meshing of the structure can be performed by
means of the tools Sentaurus MESH and Noffeset3D. The former tool is a mod-
ular Delaunay ( A mesh is a Delaunay mesh if the interior of the circumsphere
(circumcircle for 2D) of each element contains no mesh vertices[49]) mesh
generator, which generates high-quality spatial discretizations for complex 2D
and 3D devices. It contains two mesh generation engines: an axis-aligned
mesh generator. The axis-aligned mesh generator produces Delaunay meshes,
which are suitable for use in Sentaurus Device. In 2D, the meshes contain
triangles only, while in 3D the meshes comprise tetrahedra. Sentaurus Mesh
reads the input geometry from a file stored in the TDR format. The latter tool,
Noffeset3D, is a tool that constructs Delaunay meshes using surface-adapted,
anisotropic, mesh layers. It uses an advancing front method to create layers
of elements from designated surfaces and interfaces, and fills the remainder
with an isotropic mesh. Noffset3D uses a sequence of algorithms to produce
the final mesh. These two tools are integrated in Sentuarus Structure Editor
and the overall structure, can be defined by means of script file with an exten-
sion *.scm. The output of the Sentuarus Structure Editor is *msh.tdr file and a
*msh.log file. The former file is the structure used to perform the simulations
by means of Sentaurus Device while the latter one contains all of the infor-
mation about the meshing procedure. Once the structure has been defined, the
simulation is performed by means of Sentaurus Device which needs two files
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to run a simulation: a *.cmd file in which the simulation steps are defined and
a *.par file where all of the parameters of the different physical parameters are
defined. Sentaurus Device simulates numerically the electrical behavior of a
single semiconductor device in isolation or several physical devices combined
in a circuit. The latter condition, named Mixed-mode, allows to simulate a
single device together with an external circuit or more than one device con-
nected to other devices or more than one devices connected to an external
circuit. The elements of the external circuit are described by SPICE circuit
models.Terminal currents, voltages, and charges are computed by means of
a set of physical device equations that describes the carrier distribution and
conduction mechanisms. The *.cmd contains all of the commands to run a
simulation. This file contains six sections in this sequence: File, Electrode,
Physics, Plot, Math and Solve. In the File section the input and output files
which are involved to perform the simulations are defined. In the Electrode
section the electrodes (defined in Sentaurus Structure Editor) are assigned to-
gether with their physical properties (See §2.1.2). In the Physics section the
models adopted to describe the physical phenomena are specified (See §2.1.2).
In the Plot section are defined the physical parameters which have to be re-
ported into the output files of Sentaurus Device, e.g. electron and hole densi-
ties, quasi-Fermi potentials, current densities and so on. In the Math section
the settings for the solvers and convergence strategy are defined. Finally, in the
Solve section the sequence of solutions to be obtained are defined. The outputs
of a simulation are reported in both the *.tdr file and *.plt file. The former file
reports for all the parameters (defined in the Plot section) into the structure in
specific conditions (defined in the Solve section). Finally, in the *.plt the spec-
ified terminal characteristics of the device are reported. The visualization of
the terminal curves can be performed by Sentaurus Visual or by Inspect, while
the reading of the *.tdr can be performed only by Sentaurus Visual (2D or 3D
plots).
2.1.2 Physics
When an electrical device simulation have to be performed, at the very least
must compute the electrostatic potential. Actually in all the semiconduc-
tor both the mobile charge (electrons and holes) and fixed charges (ionized
dopants or traps) have a central role since they determine the electrostatic po-
tential and at the same time they are affected by the electrostatic potential.
When all of the contacts are at the same potential, the simplest simulation
which can be performed needs the computation of the electrostatic potential
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and the quasi-Fermi potentials. The solution of the Poisson equation gives the
potential
∇ · (∇φ) = −q (p− n+ND −NA)− ρtrap (2.1)
where  is the electrical permittivity, q is the elementary electric charge,
n and p are the electrons and holes densities, ND is the concentration of the
ionized donors, NA is the concentration of the ionized acceptors and ρtrap is
the charge due to the traps. If the Boltzmann statistics is assumed, the electron
and holes densities can be computed by means of the quasi-Fermi potentials
n = NCe
EF,n−EC
kT (2.2)
p = NV e
EV −EF,p
kT (2.3)
where NC and NV are the effective density-of-states, EF,n and EF,p are
the quasi-Fermi levels for electrons and holes, EC and EV are the conduc-
tion and the valance band edges. To keep into account the carriers transport
into the semiconductors, the continuity equations which describe the charge
conservation are written in the following form
∇ · Jn = qRnet + q∂n
∂t
(2.4)
−∇ · Jp = qRnet + q∂p
∂t
(2.5)
whereRnet is the net recombination rate, Jn is the electron current density
and Jp is the hole current density. In this system of equations the unknown
terms are φ, n and p. The different transport models adopted in the field of the
semiconductor devices differ for the equations adopted to compute Jn and Jp.
Depending on the features of devices which has to be simulated, the following
transport models can be used [49]:
• Drift-Diffusion - Isothermal simulation, suitable for low-power density
devices with long active regions.
• Thermodynamic - The self-heating effect is kept into account. It is suit-
able for devices with low thermal exchange and in particular for high-
power density devices with long active regions.
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• Hydrodynamic - This model accounts for energy transport of the carriers.
It is suitable for devices with small active regions.
• Monte Carlo - It solves the Boltzmann equation for a full band structure.
The power semiconductor devices are characterized by structures which
can be well simulated by adopting the first two models since they are devices
with long active regions. In the following a brief review of the Drift-Diffusion
and Thermodynamic models are reported together with the mobility and the
generation/recombination models adopted for the simulations performed in
Chapter 3 and Chapter 4.
Drift-Diffusion model
For the Drift-Diffusion model the current densities of the electrons and holes
are given by:
Jn = µn (n∇EC − 1.5nkT∇lnmn) +Dn (∇n− n∇lnγn) (2.6)
Jp = µp (p∇EV − 1.5pkT∇lnmp)−Dp (∇p− p∇lnγp) (2.7)
These equations are general and are valid for both the Boltzmann and
Fermi statistics. The first term takes into account the contribution due to the
spatial variations of the electrostatic potential, the electron affinity, and the
band gap. The remaining terms take into account the contribution due to the
gradient of concentration, and the spatial variation of the effective massesmn
and mp. Since the Boltzmann statistic will be adopted for the simulation of
power devices, γn and γp are equal to one. The diffusivities, Dn and Dp are
calculated by means of the Einstein relation
Dn =
kTµn
q
(2.8)
Dp =
kTµp
q
(2.9)
However, more complicate expressions for the diffusivities can be adopted
to simulate particular kind of devices. In the power devices the Einstein rela-
tions are suitable for the description of the behavior and the last two relations
can be simplified in the following form
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Jn = −nqµn∇Φn (2.10)
Jp = −pqµp∇Φp (2.11)
where Φn and Φp are the electron and hole quasi-Fermi potentials.
Thermodynamic model
In the thermodynamic model [52] the equations (2.10) and (2.11) are general-
ized to include the temperature gradients like a driving term for the carriers:
Jn = −nqµn (∇Φn + Pn∇T ) (2.12)
Jp = −pqµp (∇Φp + Pp∇T ) (2.13)
where Pn and Pp are the absolute thermoelectric powers [53] and T is the
lattice temperature.
Mobility and Generation/Recombination models
The generation/recombination phenomenon and carriers Mobility are the most
important physical parameters which affect the carriers dynamic into a semi-
conductor device and an accurate evaluation of them is compulsory to achieve
a reliable numerical simulation of the device.
• Recombination
Generation-recombination processes imply the exchange of carriers be-
tween the conduction band and the valance band. The carriers Recombi-
nation affects most of the characteristics of a semiconductor device and
an accurate evaluation of the lifetime into the structure becomes crucial
when Lifetime Killing techniques are adopted[54]. The Rnet parame-
ter in (2.4) and (2.5) keeps into account the Recombination rate in each
point of the structure and it evaluated by the Shockley-Read-Hall (SRH)
relation
RSRHnet =
np− n2i,eff
τp (n+ n1) + τn (p+ p1)
(2.14)
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where
n1 = n
2
i,effe
Etrap
kT (2.15)
and
p1 = n
2
i,effe
−Etrap
kT (2.16)
where Etrap is the difference between the defect level and the intrinsic
level and ni,eff is the effective intrinsic concentration. τn and τp are the
minority carriers lifetime at high injection levels and they are dependent
on the temperature, the electric field and the doping concentration. In
power semiconductor devices, the temperature effect and the doping ef-
fect are the only relevant for the a correct simulation of the device. The
temperature dependence is expressed by an exponential law
τ (T ) = τ0e
C( T300K−1) (2.17)
while the doping dependence is modeled by the Scharfetter relation [55],
[56], [57]
τdop (NA,0 +ND,0) = τmin +
τmax − τmin
1 +

NA,0+ND,0
Nref
γ . (2.18)
where NA,0 is the acceptor concentration, ND,0 is the donor concentra-
tion and τmax and τmin are the maximum and the minimum lifetime,
respectively.
The Auger recombination effect [58] also contributes to the lifetime of
the device and it is particularly relevant at high carriers density. There-
fore it is relevant when the extrinsic recombination effects are extremely
low. The recombination contribute due to the Auger effect is expressed
like
RAnet = (Cnn+ Cpp)

np− n2i,eff

(2.19)
where Cn and Cp are the temperature-dependent Auger coefficients.
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• Generation
The generation of carriers in semiconductor devices is due to two main
phenomena: the thermal generation and the generation by impact ion-
ization. The former phenomenon is mainly responsible for the leakage
current of a reversely biased junction. When a p/n junction is reversely
polarized, in the depletion region (for low current densities) the mobile
charges are negligible. Therefore in the SRH model n = p = 0 and
RSRHnet =
−n2i,eff
τp (0 + n1) + τn (0 + p1)
(2.20)
The Recombination has a negative sign, therefore it can be addressed
like a generation (−RSRH = U ) due to the temperature since [59]
U =
ni
2τsc
(2.21)
where τsc is the space-charge generation lifetime and
τsc =

exp

Et − Ei
kT
τp0
2

+

exp

Ei − Et
kT
τn0
2

(2.22)
From the last equation it is clear that the generation lifetime is not de-
pendent on the doping concentration in the depletion region.
As mentioned before the other generation contribution is due to the
impact ionization phenomenon which occurs when the electric field
reaches high values and the avalanche breakdown voltage occurs. This
therm contributes to the evaluation of Rnet in in (2.4) and (2.5) as well.
More in detail the avalanche breakdown occurs whether the width of
a space charge region is greater than the mean free path between two
ionizing impacts. The reciprocal of the mean free path is called the ion-
ization coefficient α. With these coefficients for electrons and holes, the
generation rate can be expressed as:
Gii = αnnνn + αppνp (2.23)
Different models are adopted in literature to evaluate the ionization coef-
ficients [49] and in the simulations performed in Chapter 3 and Chapter
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4, University of Bologna impact ionization model [60] has been adopted.
The generation coefficient is evaluated by
α (Fava, T ) =
Fava
a (T ) + b (T ) exp

d(T )
Fava+c(T )
 (2.24)
where Fava is the driving force (which can be the electric field in the
direction of the current flux), a, b, c and d are polynomials of T:
a (T ) =
3
k=0
ak

T
1K
k
(2.25)
b (T ) =
10
k=0
bk

T
1K
k
(2.26)
c (T ) =
3
k=0
ck

T
1K
k
(2.27)
d (T ) =
3
k=0
dk

T
1K
k
(2.28)
• Mobility
The Drift-Diffusion model is widely adopted also because of the great
number of mobility models which keep into account different parameters
which can degrade it. The simplest model for the mobility is the tem-
perature dependence, where the mobility have a constant value which
changes only whit temperature (only the phonon scattering is kept into
account). However the mobility depends also on: doping concentration,
carrier-carrier scattering [61], degradation at the interface and on the
electric field. Each dependence is modeled with an expression which
gives a mobility value and the combination of the different models is
achieved by the Matthiessen’s rule
1
µ
=
1
µ1
+
1
µ2
+
1
µ3
+ ... (2.29)
38 2. Simulation framework and strategy
The doping dependence of the mobility has been kept into account by
using the Arora’s model[62]:
µdop = µmin +
µd
1 +

NA,0+ND,0
N0
A∗ (2.30)
µmin = Amin ·

T
300K
αm
(2.31)
µd = Ad ·

T
300K
αd
(2.32)
N0 = AN ·

T
300K
αN
(2.33)
A∗ = Aa ·

T
300K
αa
(2.34)
The main advantage of this model is the easy calibration.
The dependence of the Mobility on the electric-field has been kept into
account by the Canali model [63]. Basically when the electric field be-
comes high, the carrier drift velocity is no longer proportional to the
electric field and saturates at a velocity vsat. The electric field depen-
dence of the mobility is evaluated by
µ (F ) =
(α+ 1)µlow
α+

1 +

(α+1)µlowFhfs
νsat
β1/β (2.35)
where µlow is the mobility at low electric field, νsat is the saturation
velocity, Fhfs is the driving force and β is a fitting parameter which has
a temperature dependence modeled like:
β = β0

T
300K
βexp
. (2.36)
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Boundary conditions
In order to correctly solve differential equations which describe the semicon-
ductors and to define an unique solution, a correct definition of the bound-
ary conditions is compulsory. By default contacts on the semiconductors are
Ohmic with a resistance of 0.001Ω when connected to a circuit node. The
equilibrium and the charge neutrality are assumed to the Ohmic contact, there-
fore:
n0p0 = n
2
i,eff (2.37)
n0 − p0 = ND −NA (2.38)
When the Boltzmann statistics is applied, these conditions become:
φ = φF +
kT
q
asinh

ND −NA
2n2i,eff

(2.39)
and
n0 =

(ND −NA)2
4
+ n2i,eff +
ND −NA
2
, (2.40)
p0 =

(ND −NA)2
4
+ n2i,eff −
ND −NA
2
(2.41)
where n0 and p0 are the electron and hole concentration at the equilibrium
and φF is the Fermi potential at the contact. By default n = n0 and p = p0 is
assumed at the contact, however, when shallow doping profiles are adopted, it
can be necessary to specify the electron or hole recombination velocity at the
interface and the following conditions are assumed:
Jn · nˆ = qνn (n− n0) (2.42)
Jp · nˆ = −qνp (p− p0) (2.43)
where nˆ is the unit vector in the direction of the outher normal. For contact
on insulators, like Gate contacts, the electrostatic potential is computed like:
φ = φF − ΦMS (2.44)
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where φF id the Fermi potential and ΦMS is the workfunction difference
between the metal and an intrinsic reference semiconductor.
For all of the boundaries that are not contacts, the ideal Neumann boundary
conditions are applied:
∇φ = 0 (2.45)
and
Jn · nˆ = 0,Jp · nˆ = 0. (2.46)
From the thermal point of view, for free thermally insulated surfaces the
following condition is applied:
κnˆ · ∇T = 0 (2.47)
while in thermally conductive interfaces the thermally resistive boundary
conditions are adopted:
κnˆ · ∇T = Text − T
Rth
(2.48)
Finally, for the simulations of periodic device structures, for example lines
or arrays of cells, the periodic boundary conditions (PBC) can be used. In-
stead of building a periodic simulation domain, the PBC can be applied to the
vertical boundaries of the device. In this work the Mortar PBC approach is
adopted [49]. In the MPBC approach, both sides of the PBC interface are ef-
fectively glued together on one side (the mortar side), while on the other side
(the nonmortar side), a weak continuity condition for the equation potential
(mostly, the solution variable) is imposed. Therefore, the MPBC approach
is not symmetric with respect to the selection of the mortar side if the mesh
is nonconforming. The side where the accuracy requirements are larger (and,
typically, the mesh is finer) should be selected as the mortar side. The equation
potential for the carrier continuity equations are the corresponding quasi-Fermi
potentials, while for the other equations, the solution variable is chosen. The
MPBC approach does not require a current model across the PBC interface.
2.2 Simulation strategy for multi-cellular structures
As mentioned in the previous Chapter, the IGBTs are organized like multi-
cellular devices, where an elementary cell is repeated and extruded. The multi-
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cellular structure of the device allows to treat the lateral boundary of the ele-
mentary cell with reflective (or ideal Neumann) boundary conditions and, from
the thermal point of view, the they are treated with adiabatic conditions §2.1.2.
If the structure does not show a multi-cellular design, the latter boundary con-
dition gives an overestimation of the temperature in the device [64] and a non
uniform current distribution can occur [65]. To achieve a good thermal cali-
bration of the elementary cell it is mandatory to specify accurately the thermal
boundaries of the elementary cell at the extremities [66],[67]. In particular,
the boundary conditions at the two extremities of the cell have to be speci-
fied by accounting for the terminal structure (metal layers and solder layer) in
the simulated geometry or by reporting the equivalent thermal network at the
terminations. For the electrical terminals of the cell the hypothesis of Ohmic
contact is adopted.
2.3 Electrical calibration of the elementary cell on
IGBT
The calibration procedure is based on the fitting of both the simulated IC−VGE
(in sub-threshold region and at high current level) and IC − VCE characteris-
tics on the experimental ones, at two temperatures. In the following part, the
parameters chosen to fit the experimental curves, for the different models, are
reported. As shown in equation (1.1), the sub-threshold current slope is due
to the ratio between the oxide capacitance and the depletion layer capacitance.
In order to fit the slope of the sub-threshold characteristic (in semi-logaritmic
scale), the oxide capacitance, which depends on both the oxide permittivity
and its thickness, has been varied. To change the oxide capacitance, the oxide
thickness is used like variable parameter to fit the sub-threshold slope. Since
the threshold voltage is dependent on both the oxide thickness and the oxide
fixed oxide charge, an iterative approach has been adopted to achieve the value
of oxide thickness and fixed charge at the interface which fit the simulated
curves on the experimental ones. When the gate voltage exceeds the threshold
voltage, the collector current can be evaluated by using equation (1.2). It is es-
sential to point out that, in pinch-off regime, the collector current is mainly
regulated by the electron mobility in the channel together with the current
gain of the vertical PNP (mainly dependent on the minority carriers lifetime
in the structure). To fit the experimental IC − VGE characteristics, all of the
hole parameters are left the default ones, while the following parameters have
been chosen for electrons (and the corresponding temperature scaling param-
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eters): N0 in equation (2.30) together with β in equation (2.35). Finally, the
threshold voltage is fitted by changing the oxide fixed charge concentration
(The calibration procedure is applied to electron irradiated devices). Tempera-
ture dependence ofN0 and β has been considered by adopting equation (2.33)
and equation (2.36), respectively. Lifetime killing techniques are extensively
used [54] to enhance dynamic features in power silicon devices to reduce the
switching losses, due to the stored charge in the Drift-layer. Depending on the
lifetime killing technique, different energy levels into the forbidden band are
introduced, making more complex a modeling of them on the carriers recom-
bination. However, silicon power devices mainly work at high injection levels
for minority carriers and, in most of the cases, a dominant energy level (Etrap)
regulates the recombination rate in the structure [68]. If no lifetime-killing
techniques are adopted, the trap energy can be set at Et = Ei. In this work it is
assumed that the effect of the lifetime killing treatment introduces a dominant
energy level in the forbidden band and [59] has been adopted for the recombi-
nation rate in the IGBT structure. As shown in equations (1.7) and (1.8), the
minority carriers lifetime strongly affects the voltage drop in the on state, there-
fore τp0 and τn0 in [59] are chosen to fit the experimentally measured voltage
drop of the IGBT structure. The ratio between τp0 and τn0 is proportional to
capture cross section and it is available from the literature (i.e. [54]). The dop-
ing dependence of the minority carrier lifetime (for both electrons and holes)
has been kept in account by using the Scharfetter model (equation (2.18)) and
the reference doping concentration (Nref ) has been calibrated. The tempera-
ture dependence has been calibrated by fitting C in (2.17). Finally, the leakage
current at VGE = 0V , in the IC − VGE curve (VCE = 10V ), is fitted by
changing the trap energy level of the recombination center in, Et in [59].
In Fig. 2.2 the flow chart of the calibration procedure is reported. After the
two initial steps in which the elementary cell structure is defined and the device
are characterized, the sub-threshold characteristic at T = 25 ◦C, in the linear
region, is fitted acting on the oxide thickness and the fixed oxide charge con-
centration. In order to reduce the time to achieve the calibration of the struc-
ture, a minimum finder of unconstrained multivariable function that uses the
derivative-free method (the MATLABs function fminsearch) has been adopted
to manage the fitting procedure of the different curves. A function which is
able to face with the TCAD environment has been implemented. More in de-
tail, starting from an initial guess for the fitting parameters (specific for each
curve) the function inserts them into the parameter file of the TCAD simula-
tor and launches the simulation. When the simulation is terminated, the error
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Figure 2.2: Flow-chart of the calibration procedure.
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Figure 2.3: The modality of calculation of the error is sketched.
between the simulated and the experimental curve is the output of the function
and it becomes the next input of the minimum finder algorithm. At this point
the minimum finder algorithm provides the next vector of parameters for the
simulator. This iterative procedure finishes when the TolX parameter of the
fminsearch function is achieved. The error, for each curve is evaluated by con-
sidering the root-mean-square of the differences between the simulated and the
measured curves on the X axis (See Fig. 2.3).
The root-mean-square is calculated by considering the difference between
the abscissas of the points at the same current level. This modality has
been adopted to optimize the calibration procedure, especially when the sub-
threshold characteristic is fitted. More in detail the error has been evaluated:
1. In the linear region of the Sub-threshold IC − VGE characteristic (in
semi-logaritmic scale).
2. For all of the points of the High-current IC − VCE characteristic.
3. In the linear region of the IC − VCE characteristic.
As mentioned in the previous section, both the IC−VGE and the IC−VCE
characteristics are dependent on the inversion layer mobility and the minority
carrier lifetimes. Therefore the fitting of one of the two curves can be achieved
with different combinations of mobility and lifetime values. To overcome to
this problem, both the IC − VGE and the IC − VCE curves have been used
to calibrate the two parameters, at two temperatures, by using an iterative ap-
proach. Starting from an initial set of electron mobility and lifetime values,
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the IC − VGE characteristics fitting is performed at T = 25 ◦C and T= 125 ◦C,
by acting on the inversion layer mobility; first the curve is fitted at T = 25 ◦C
varyingNref and β, then the relative temperature scaling parameter is fitted at
T= 125 ◦C. In the next step the IC − VCE curve is fitted at T = 25 ◦C and T=
125 ◦C by acting on the minority carriers lifetime (τp0 and τn0) in the structure.
More in detail, starting from the electron mobility reached in the previous step,
τp0 and τn0 are fitted at T = 25 ◦C, then the relative temperature scaling param-
eters are fitted at T= 125 ◦C. Since the minority carrier lifetime variation of the
second step leads to a variation of the IC −VGE characteristic, in the next step
a simulation of the IC −VGE characteristic, with the new parameters achieved
in the two previous steps, is performed and the error is evaluated. Therefore,
Each iteration of the procedure is composed of three steps and it finishes at the
iteration k when the error at the third step is lower than , which is the error at
the first step of the iteration kmultiplied by 2. The  value defines the accuracy
of the calibrated structure. The last step of the procedure is the leakage current
calibration, which is achieved by acting on the energy level of the trap.

Chapter 3
Design influence on the
Short-Circuit capability
T he increasing demand of power semiconductor devices with an high re-liability, especially in application fields like automotive or high power
converters, has increased the necessity of a deep comprehension of the failure
mechanisms which lead to a possible premature destruction of the device in
both nominal and fault conditions. The Short-Circuit is one of the most crit-
ical conditions which a device can be subjected to and it is of great interest
the investigation of the features of the device structure which can enhance the
capability in this extreme condition. Basically two types of fault conditions
are possible: 1) the Short-Circuit occurs during the on-state, 2) the Short-
Circuit condition is already present when the D.U.T. is turned on [69], [70].
Both conditions are very stressful for the device and in this chapter the latter
condition is investigated by means of TCAD simulations. Basically, the Short-
Circuit condition is very harsh because of the high voltage and high current
that at the same time occur in the device which, by means of the Joule effect,
lead to a quick increase of the temperature into the structure (with a distribu-
tion dependent on the geometry of the device) [71], [66], [72], [67], [73]. A
correct TCAD simulation of the Short-Circuit test basically requires the cou-
pling of the electrical and thermal equations which describe the semiconductor
physics, together with a pondered definition of structure which which will be
simulated. Actually, in this chapter the investigated structure is multi-cellular
and the boundary conditions allow to define an elementary cell which can be
considered representative of the overall device in on-state (§2.3). In this chap-
ter the Short-Circuit capability of a Punch-Through IGBT will be investigated.
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First the Device under test will be experimentally characterized and, by means
of the TCAD simulator, the failure phenomenon will be marked. Finally the
an optimized structure is proposed and characterized from the point of view
of the electrical performances by means of the TCAD simulations and some
experimental characterization on the optimized samples will be shown.
3.1 TCAD structure definition and calibration
As mentioned before the short-Circuit condition is very harsh and it can lead
to the destruction of the device before the triggering of the protection circuit.
The Short-Circuit capability is strongly dependent on the features of the struc-
ture and, more in detail both the geometrical features and the doping profiles
of the elementary cell affects the behavior of the device. Therefore, an accu-
rate calibration of the structure is needed for a quantitative evaluation of the
device operation in harsh conditions. In this section the calibration procedure
presented in §2.3 is adopted to calibrate a Punch-Through IGBT structure with
600 V of Breakdown Voltage.
3.1.1 Structure definition
The analysis and development of a PT-IGBT structure rugged in Short-Circuit
condition has been tackled starting from a latch-up free structure, provided by
a leader company in the field of the power semiconductor devices. The device
has a Blocking voltage of 600 V. The aim of this section is the definition of the
elementary cell and its calibration. In order to adopt the calibration procedure
presented in (§2.3) a detailed characterization of the elementary cell is needed
to extract the geometrical features and the doping profiles. These information
have been extracted by both the Scanning Electron Microscopy(SEM) section
and the Spreading Resistance Profiling (SRP) techniques. In Fig. 3.1 the SEM
section of the top of the device is reported. Since the total active area can be
obtained by repeating the structure in Fig. 3.1 and extruding it, the symme-
try allows the definition of the elementary cell as highlighted by the rectangle.
The particular symmetry allows to define an elementary cell which has a width
of half pitch and this allows to work with a TCAD model with a lower number
of nodes as it will be shown in the following of this work. The above structure
is known as Self Aligned Structure [74].From the geometrical point of view,
the Gate-Trench and the Contact-Trench can be discerned: the former stays no
the right side of the rectangle and the latter is on the opposite side. Therefore,
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Figure 3.1: SEM section of the analyzed structure.
the geometrical dimensions of the elementary cell are extracted by means of
this measurement. In this structure, then, a Contact-Trench is adopted and its
main role is the suppression of the latch-up phenomenon [75]. The main ad-
vantage of a deep contact-trench is the reduced path for the holes which moves
toward the Emitter contact passing below the Emitter diffusion. When the
Contact-Trench is not present, a longer path is covered by the holes to achieve
the silicon/metal interface, with an higher voltage drop at the P-Body/Emitter
junction. By means of simulations it will be shown that a deep Contact-Trench
dramatically reduces the hole flow just below the P-Body/Emitter junction be-
cause of the very high recombination rate of the silicon/metal contact. How-
ever, as it will be shown in the next chapter, this solution increases the latch-up
immunity but, on the other hand, it reduces the reliability of the overall device
in avalanche conditions. Because of the Punch Through design, the rest of
the structure is composed by a low doped N-Drif layer epitaxially grown on
a P-type wafer. Therefore, the geometrical features of the elementary cell are
defined by the above characterization, but a confirmation of these data is given
also from the analysis of the mask layouts of the technological steps involved
to realize the devices.
The definition of the doping profiles is a more complicate task. As men-
tioned in (§2.3), the doping profiles are obtained or by SRP measurements,
or by process emulators. Most of the information about the doping profile
of the elementary cell has been carried out by means of the process emulator
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Figure 3.2: Doping profile map of the elementary by means of the
ATHENA process emulator.
ATHENA R© (Silvaco international). In Fig. 3.2 the doping profiles of the ele-
mentary cell is obtained by the emulation of the process involved in the device
realization. The axis scale allows a better visualization of the entire structure
and as it has been shown before the Contact-Trench and the Trench-Gate are
well visible. The main difference between the SEM section and the emulated
structure is the bottom of the Gate-Trench which is squared in the emulated
one, but from the point of view of the on-state characterization this difference
is not relevant. From the technological point of view, the P-Body diffusion is
made before than the Trench-Gate structure. This temporal sequence is well
visible if the P-Body doping profile is observed in the proximity of the Sili-
con/Oxide interface; because of the Boron segregation [76] into the oxide, the
Boron concentration reduces along horizontal direction, close to the interface.
This effect generate a curvature of the P-Body/Drift junction in the proximity
of the Silicon/Oxide interface. Together with the process emulation tool, the
SRP data have been used to define the final doping profile of the structure.
Two SRP measurements have been provided to evaluate more in detail both
the P-Body and the back of the device (Drift, Buffer-Layer and Collector re-
gion). In Fig.3.3 the SRP profile of the P-Body diffusion is reported, while in
Fig. 3.4 The Drift layer, the Buffer Layer and the collector region are visible,
respectively starting from the left.
As mentioned before, the doping profile by SRP has been divided in two
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Figure 3.3: SRP profile of the P-Body diffusion.
step in order to get an higher resolution for the two specific regions. Actually
the P-Body region is not well defined in Fig.3.4 but, because of the higher
width of the back diffusion, the overall profile is well defined.
It has to be pointed out that the SRP measurements are affected by an high
uncertainty which force an accurate evaluation of the final doping profile which
has to be adopted for the device simulation. More in detail the overall doping
profile has been obtained mainly from the results of the process emulator and
the SRPmeasurements have been used to check the accuracy and the coherence
of the emulated profiles. The Doping profile of the elementary cell structure
recreated in the TCAD environment has been obtained like the superposition
of the Gaussian or error functions. The reconstructed profiles are reported in
Fig. 3.5 and 3.6.
In Fig. 3.5 the reconstructed structure is reported. From the geometrical
point of view the main difference between the real structure and the one re-
ported in figure is the slope of the vertical trench: while the real structure shows
a small reduction of the width from the top to the bottom, the reconstructed
one has a vertical Gate-Trench. However this geometrical difference has not a
relevant impact on the simulations results in both on-state and avalanche con-
dition. On the other hand, the curvature and the oxide thickness of the bottom
of the Gate-Trench has a great influence when carriers generation due to im-
pact ionization occur. Therefore, an accurate reconstruction of this region of
the device has been done. In Fig. 3.6 the absolute doping profile along the red
line in Fig. 3.5 is reported. The four regions of the IGBT are well visible and,
starting from the left side, the following layers are visible: Emitter, P-Body,
Drift, Buffer, and Collector. Depending on the analysis, both the 2D and the
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Figure 3.4: SRP profile of the overall structure.
Figure 3.5: 2D PT-IGBT Elementary cell implemented in Sentaurus TCAD.
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Figure 3.6: Doping profiles of the overall structure.
Figure 3.7: Experimental setup of the pulsed curve-tracer.
3D structures have been simulated.
3.1.2 Terminal characteristics
By means of the experimental setup illustrated in Fig. 3.7, the terminal char-
acteristics of the device have been measured at two temperatures (T = 25 ◦C
and T= 125 ◦C). The pulsed regime is compulsory since the self-heating effect
during a DC measurement would make the measurements not isothermal. The
experimental setup in Fig. 3.7 is a custom setup and it work in the following
way: the Gate voltage is fixed by the generator Vg, the Collector voltage is
fixed by the Vbus generator and the Vbus voltage is applied in a controlled way
by the four power MOSFET in parallel. The timing and the control of both the
generators and the MOSFET driving is managed by an FPGA which is con-
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Figure 3.8: Experimental transfer characteristics of the device at two
temperatures (T = 25 ◦C and T= 125 ◦C) with VCE = 10V.
figurable by a PC. The IC − VGE sub-threshold characteristic, because of the
low currents, is not affected by self-heating effect and it has been performed
by using a signal-devices curve tracer (handled by an HP4142B parameter an-
alyzer). In Fig. 3.8 the transfer characteristics of the device are reported for
T = 25 ◦C and T= 125 ◦C. The Temperature Compensation Point (TCP) of
the device has a value of 13.2 V and, since it is lower than the operative value
of the Gate-Emitter voltage in on-state (15 V), the device exhibits a negative
temperature coefficient for the saturation current which implies the tempera-
ture stability of the device and the possibility of paralleling different devices.
Therefore it can be asserted that in this region the behavior of the device is
mainly regulated by the MOS part of the structure [77]. In Fig. 3.9 and in Fig.
3.10 the output curves of the device are reported, at T = 25 ◦C and T= 125 ◦C
respectively, at different Gate-Emitter voltages. In Fig. 3.9 the self-heating ef-
fect is visible, since the Collector current density decreases when the Collector
voltage increases (the more the collector voltage increases, the more the en-
ergy dissipated during the tester pulse is higher, with the consequent reduction
of the mobility in the MOS channel). In Fig. 3.11 the schematic of the short-
circuit test together with the waveforms of device in short-circuit conditions
are reported.
3.1.3 Structure calibration
In many works the numerical simulators are used to analyze the power device
behavior at different test conditions [66], [78], [72], and it is highlighted the
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Figure 3.9: The experimental output characteristics of the device at T
= 25 ◦C.
Figure 3.10: The experimental output characteristics of the device at
T= 125 ◦C.
(a) (b)
Figure 3.11: (a) Short-circuit test schematic and (b) the experimental
curves in short-circuit conditions performed on a 6µm pitch sample.
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importance of an accurate calibration of the parameter models. However, to
our knowledge, a detailed description of the procedure adopted to calibrate the
structure of silicon power devices in a TCAD environment is reported by only
few works [79], [80]. The calibration procedure presented in [79] achieves
a good agreement between the simulated and measured terminal characteris-
tics, but the Internal Laser Deflection technique adopted for the measurement
of carriers concentration and the temperature profile requires a sophisticated
characterization setup and, moreover, a simulation of the device subjected to
stressful condition, like the short-circuit one, is not presented. In [80] the cali-
bration of the models, implemented in semiconductor numerical simulator, on
a real device is based on the doping profile variation to fit the experimental
curves. A set of parameters chosen to calibrate the models is not clarified. The
strength of the calibration procedure presented in this work is that the only
information given by the isothermal characteristics, supported the calibration
algorithm presented in the previous section, are sufficient to calibrate accu-
rately the physical models involved in the electro-thermal simulations. It has
to be pointed out that even if a good matching between the experimentally eval-
uated doping profiles and the ones defined in the elementary cell implemented
in TCAD is achieved, the accuracy of the reconstructed doping profiles in the
critical parts of the structure can differ from those of the real device. However,
if the reconstructed doping profiles are close the real ones, the variations ad-
duced on the physical parameters from the calibration procedure compensate
also the small mismatches among the doping profiles. The reliability of the
proposed procedure in (§2.3) has been applied to the presented structure, in
which the electron irradiation lifetime killing technique is applied.
In Fig. 3.12 the curves relative to the calibrated and the not calibrated
structures are reported together with the experimental ones and the relative fit-
ted parameters are reported in Table 3.1. In the first step (Fig. 3.12a), the
linear region of the sub-threshold curve has been calibrated by fitting the sim-
ulated curve on the experimental one, in the Collector current density range
J ∈ (10−5, 1)A/cm2. The leakage current at VGE = 0 V has been cali-
brated in the last step of the calibration procedure and it has been achieved
with Etrap = (Et − Ei) = 0, 14eV , where Etrap is the distance of the trap
level from the intrinsic Fermi level. The not calibrated curve exhibits two
incongruities: the slope of the characteristic does not match with the experi-
mental one and the threshold voltage is 1.5 V higher. An overall analysis of the
simulated curves reported in Fig. 3.12b and 3.12c is needed since they are the
result of an iterative fitting procedure which involves, in different steps, ten pa-
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(a)
(b)
(c)
Figure 3.12: Measured and simulated terminal curves after the cali-
bration procedure for the Trench PT-IGBT with a breakdown voltage
of 600 V. The curves without calibration are reported as well. (a) Sub-
threshold region (T= 25 ◦C and VCE = 10V ). (b) IC − VGE charac-
teristics (VCE = 10V ). (c) IC-VCE characteristics (VGE = 15V ).
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Table 3.1: Calibrated Parameters for the PT-IGBT structure
Symbol Default Value Calibrated Parameter
Nref (e) 1.2500E + 17cm
−3 8.0603E + 17cm−3
β(e) 1.109 1.585
αN (e) 2.5 2.4
βEXP (e) 0.66 0.66
τp0 3.0000E − 6s 3.7864E − 8s
τn0 1.0000E − 5s 8.2922E − 8s
N0(e) 1.0000E + 16cm
−3 5.0000E + 18cm−3
N0(h) 1.0000E + 16cm
−3 5.0000E + 18cm−3
C(e) 2.55 0.01
C(h) 2.55 1.11
Etrap 0.00eV 0.14eV
rameters (Nref (e),β(e),αN (e),βEXP (e),τp0,τn0,N0(e),N0(h),C(e),C(h)). A
good fitting accuracy has been achieved for both the families of curves at T =
25 ◦C as well as T= 125 ◦C, proving the reliability of the set of models and
parameters adopted in the calibration procedure. The IC−VCE characteristics
have been calibrated only for VGE = 15V , but it has to be pointed out that
a good calibration of the IC − VGE characteristics implies a good fitting of
the saturation current for the IC − VCE curves. In Table 3.1 the parameters
involved into the calibration of the curves in Fig. 3.12b and 3.12c are reported
and are compared to the default values of the different models. The first four
parameters are relative to the IC − VGE characteristics and the most relevant
variation, compared to the default values, is observed for Nref (e) and β(e).
As mentioned before, the mobility into the depletion region of the channel is
not only dependent on the doping concentration at the interface, but it depends
also on the features of the silicon/oxide interface and the doping segregation
in the oxide which modifies the doping profile at the interface. Therefore, the
couple of parameters Nref (e) and β(e) implicitly keeps into account for all
of the above effects. The electron irradiation technique is widely used to re-
duce the lifetime in power devices to achieve higher performance in turn-off
conditions. However, the more the lifetime is reduced, the more the VON in-
creases and the saturation current decreases because of the detrimental effect
on the current gain of the vertical PNP. In on-state the Drift layer works in
high-injection conditions and the voltage drop is mainly due to the ambipo-
lar lifetime (τa), which is the sum of τp0 and τn0. The default value for τa is
3.1 TCAD structure definition and calibration 59
1.3E − 5s, which is a typical value for epitaxial layers, is drastically reduced
to τa = 1.2078E − 7s because of the effect of the defects introduced into the
structure with the electron irradiation. The value of the ambipolar lifetime in
the analyzed structure is also confirmed by the experimental current waveform
in short-circuit conditions (See Fig. 3.11), which does not exhibit a significant
tail at the turn-off, sign of a reduced current gain of the vertical PNP and a
very low lifetime [14]. The two doping references for the Scharfetter relation
are two orders of magnitude higher than the default one basically because of
the uniformity of the defects introduced into the entire structure, which has an
effect dominant compared to the effect due to the doping concentration. From
the point of view of the temperature-scaling parameters, a suitable fitting of the
IC−VGE curves is achieves by keeping the default values. Lifetime techniques
improve the device speed, however they complicate the prediction of the de-
vice behavior at high temperatures [81]. This phenomenon is evident for the
temperature scaling parameters of τp0 and τn0, C(h) and C(e) respectively.
Both the minority carriers exhibit a lower dependence with the temperature
compared to the default ones. In Fig. 3.12b and 3.12c the curves of the not
calibrated structure are reported as well. In Fig. 3.12b two main differences
are evident between the calibrated and the not calibrated curves: the threshold
voltage (as shown in Fig. 3.12a) and the different Temperature Compensation
Point (TCP). While the calibrated structure shows a TCP at VGE = 13V , the
not calibrated structure shows a TCP at VGE = 15V , as it is confirmed in Fig.
3.12b. The higher value of the TCP for the not calibrated structure gives an
higher instability when the device works in stressful conditions like the short
circuit. The effect of the ambipolar lifetime in the Drift layer is highlighted
in Fig. 3.12c where the VON difference between the calibrated and the not
calibrated curves is evident (the voltage difference between the two curves is
in the order of 0.6 V). When an accurate calibration of the physical models
is achieved (implicitly, a calibration of the technological environment, used to
make the device, is achieved), quantitative evaluations of carriers and tempera-
ture distribution in the structure can be obtained by performing electro-thermal
simulations in stressful conditions, like the short-circuit test, as well as in new
structures in which the technological environment is kept constant. To evalu-
ate the reliability of the calibration procedure, the calibrated structure has been
simulated in turn-off and short-circuit condition. Results have been compared
to the experimentally measured ones. The schematic of the experimental setup
used to evaluate the turn-off energy of the devices under test is reported in Fig.
1.6. The circuit riported in Fig. 1.6 does not accounts for all of the parasitic
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Figure 3.13: Simulated and measured curves relative to the Turn-off
performed on the Trench PT-IGBT.
elements. An accurate evaluation of all of the parasitic elements have been
performed and the complete circuit has been imported in Sentaurus TCAD.
The behavior of the D.U.T. in turn-off conditions has been evaluated by us-
ing the Mixed-Mode modality. Since the turn-off waveforms are particularly
sensitive to all of the parameters of the freewheeling diode, Cj0 and tt (spice
parameters of the diode) have been calibrated in order to match the curves at
the turn-off for the calibrated structure. The above parameters have been cho-
sen since they are the most relevant in the definition of the waveforms at the
turn-off. As shown in Fig. 3.13, a good matching between experimental curves
and simulations has been achieved for the reference structure.
The short-circuit condition is a very critical condition for the device [82]
and a correct simulation of the elementary cell can be achieved by:
1. reporting the realistic boundary conditions of the elementary cell
[66](including the oxide layers and the metallic contacts with their real
thickness)
2. adopting a more accurate model of the thermal parameters of the silicon.
In Fig. 3.14 the top of the elementary cell is reported and it is visible the
presence of both the oxide on the top of the trench and the contact trench with
a thickness of 3µm above the zero of the y-axis (the end of the silicon part
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of the device). In Fig. 3.15 experimental measurements on the silicon heat
capacity is reported [83] together with the approximated polynomial function.
As it is visible, the heat capacity increase when the temperature increases; if
the thermal power dissipated into a region of the structure is kept constant,
the more the temperature increases into the silicon, the more the increase of
temperature is reduced. The polynomial function, which approximates the
heat capacity as function of the temperature, is expressed like:
CL = α+ βT + λT
2 + χT 3 (3.1)
By default Sentaurus TCAD models the heat capacity constant with the
temperature with α = 1.63J/(Kcm3) and the rest of the parameters are fixed
to zero. A suitable fitting of the experimental data (up to 1000K) has been
achieved by setting: α = 0.6029J/(Kcm3), β = 5.117e − 03J/(K2cm3),
λ = −6.096e− 06J/(K3cm3) and χ = 2.572e− 09J/(K4cm3).
In Fig. 3.16 the effect of the variation of the thermal boundary conditions
on the short-circuit simulation is reported . By default, in Sentaurus TCAD
all of the surfaces of the structure are defined adiabatic. When electro-thermal
simulations are performed on power devices a not negligible amount of power
is dissipated and self-heating effects can lead to a strong variation of the per-
formance of the device. In structure analyzed in this first part of the report
a contact trench solution is adopted and the removal of the metal layer from
the structure introduces a great error into the results of the simulations. Ba-
sically, if the metal layer is removed and the contact (the Emitter contact in
this case) is only electrically defined, the contact is adiabatic from the ther-
mal point of view, confining the energy only in the silicon (there is an infinite
thermal resistance between the silicon boundaries and the external) and lead-
ing to faster increase of the mean temperature into the structure. When the
metal layer, together with oxide on the top of the cell, are reported, a more
quantitative information can be achieved since a more detailed modeling of
the thermal impedance of the structure is achieved. This effect is well visible
in Fig. 3.16. The main effect of the metal layer on the waveform is an higher
capability of the device in short-circuit conditions, basically because of the
lower energy stored into the silicon (The current rise in the short circuit simu-
lations occurs because of the thermal latch-up triggered by the leakage current
which increases with the temperature). A not negligible effect of the heat ca-
pacity modeling is also visible in Fig.3.16. The fourth curve in the legend is
relative to a structure in which the metal layer thickness is fixed at 3µm while
the heat capacity dependence with the temperature has been evaluated by (3.1).
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Figure 3.14: Top of the elementary cell with the addition of the metal
and oxide regions upon the silicon level.
Figure 3.15: The experimental behavior of the heat capacity of silicon
is reported together with the approximating polynomial function.
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Figure 3.16: Effect of the thermal boundary conditions on the short-
circuit simulation.
As mentioned before, the increase in temperature increases the heat capacity,
reducing the temperature increase in the device. This effect increases again the
short-circuit capability of the structure up to a value coherent with the experi-
mental data (The typical value of Ton at which the device fails is in the order
of 7.5µs, as shown in the previous section). The Short-Circuit test simulations
have been performed by including the temperature dependence of the silicon
heat capacity and in Fig. 3.17a the experimental curve together with the cal-
ibrated simulations and the not calibrated simulations are reported. From the
point of view of the calibrated curves a good matching between the experi-
mental data and the simulations is achieved in all of the parts of the waveforms
(the parasitic elements of the experimental setup have been evaluated in detail
in order to have in simulations comparable time constants of the experimental
setup). In the same figure the short-circuit simulation performed on the not
calibrated structure is reported and a very different behavior is observed with
the same thermal boundary conditions are the same. Even if the saturation
current is lower for the not calibrated structure, after 3µs the collector cur-
rent diverges because of thermally induced latch-up. The latter condition is
enhanced mainly because of the higher voltage of the TCP (at VGE = 15V )
which causes a thermal instability, then a faster increase of the temperature in
the structure. The faster increase of the temperature in the structure (reported
in detail in Fig. 3.17b) is also due to the higher current gain of both the vertical
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(a)
(b)
Figure 3.17: A comparison between the experimental and the simu-
lated (calibrated and not calibrated) curves relative to the short circuit
are reported in (a). The maximum temperature in the calibrated and
the not calibrated structure are reported in (b).
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PNP and the parasitic NPN structure (N+ Emitter - P-Body Drift layer), which
reduces the latch-up capability of the overall structure.
3.2 Short-circuit capability analysis
In this section the effect of the geometrical and doping features of the structure
will be carried out. As mentioned before, a trade-off among the parameters
rises when the short-circuit capability is changed. Therefore, it is necessary to
evaluate the overall performances of the device which will be investigated by
considering the trade-off among the following parameters:
1. Turn-off energy (Eoff )
2. VON
3. Short-circuit capability
The Short-Circuit capability is defined starting from the failure mode in
Fig. 3.18. When ton is lower than the critical value at which the devices fails,
the Collector Current Density shows a negative slope because of the mobility
reduction into the channel. When the critical ton is achieved, the Collecotr
current density waveform exhibits a change of the slope (becomes positive)
and, because of the thermal latch-up which is triggered by the high temperature
into the structure, the device can not switch off. If the failure occurs, a switch
in series to the Vbias generator (this switch is used to interrupt the current
flow into the D.U.T.) acts like a Device Under Test (D.U.T.) protection and
the slope-change of the collector current during the switch-off was chosen as
the test interruption criterion. The slope change represents the switching on
of the parasitic thyristor which causes the failure of the device if the series
switch does not work. As it can be seen in the Fig. 3.18, at t = 21µs the
current exhibits a slope change and the D.U.T. fails at t = 30µs. In order to
prevent the physical destruction of the D.U.T., the protection must be activated
before the failure. Therefore, the Short-Circuit capability has been defined
like the maximum ton achievable by the D.U.T. before the Collector current
slope assumes a positive value. In the following sections, the effect of the
geometrical features and the doping profiles on the Short-Circuit capability
will be analyzed by means of the TCAD simulations.
66 3. Design influence on the Short-Circuit capability
Figure 3.18: An example of Short-Circuit failure for the analyzed
class of devices.
3.2.1 Cell pitch effect
In this section the effect of the elementary cell pitch on the performance of the
PT-IGBT has been analyzed and three values have been chosen: 4, 5 and 6 µm.
The comparison among the three design has been done by keeping constant the
overall area of the die. In Fig. 3.19 simulated structures are reported.
Even if the 3D structures can be obtained by the extrusion of the 2D struc-
ture into the z-direction ,the simulations have been performed with the 3D
structures in order to verify the reliability of the 2D simulations. From the
comparison of the 2D and the 3D simulations (Eoff , VON and short-circuit
capability) it can be concluded that the differences are negligible, from the
point of view of the pitch effect. In Table 3.2 the high injection values of
lifetime for the holes and electrons are reported (τp0 and τn0).
In Fig. 3.20 the VON − Eoff curves for the three designs is reported.
The behavior of the three designs has been simulated at high temperature as
well (T=125 ◦C). As expected, the VON value decreases when the lifetime in-
creases. Eoff has the opposite behavior since it increases when the lifetime
increases (the more the lifetime increases, the more the stored charge into the
drift-layer takes longer time to be swept out because of the lower recombi-
nation rate). Moreover, if the technology is fixed (pitch and irradiation dose)
and the temperature is increased, because of the increase of the lifetime into
the structure (the calibration procedure highlights a positive temperature co-
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Figure 3.19: The simulated structures have a cell pitch of 4, 5 and 6
µm, in succession.
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Table 3.2: Carriers high injection lifetime values
τp0 τn0 Notes
1.3698E-8 4.7945E-8 LowEoff
1.7925E-8 6.2739E-8
2.2569E-8 7.8991E-8 Calibrated
2.3456E-8 8.2098E-8
3.0694E-8 1.0743E-7
4.0165E-8 1.4058E-7
5.2559E-8 1.8395E-7
6.8777E-8 2.4072E-7 HighEoff
9.0000E-8 3.1500E-7
efficient for the lifetime of the minority carriers), the VON is reduced and the
turn-off energy increases. From the comparison of the three designs, the fol-
lowing conclusions can be addressed:
1. If the Eoff level is fixed, the VON decreases when the cell pitch is re-
duced.
2. If the VON is fixed, the Eoff increases if the cell pitch increases.
3. The above behavior shown in the previous two points are still valid at
higher temperature.
4. If the lifetime into the structure is fixed, the Eoff does not change ( See
the points into the circles in Fig. 3.20) This is due to the fact that if
the stored charge into the drift-layer does not change (the turn-off test
has been performed by switching-off a current density of 260A/cm2 as
shown in Fig. 3.20a).
The overall evaluation of the performances of the different designs have
been done by considering the results of the simulations in short-circuit condi-
tion at different lifetimes: the calibrated lifetime together with the HighEoff
and LowEoff values defined in Table 3.2 have been adopted to evaluate the
affect of the lifetime on the short-circuit capability.
In Fig. 3.21 the D.U.T. is simulated in short-circuit conditions and the
lifetime is set at the values LowEoff , CALIBRATION and HighEoff , in
ascending order. The following conclusions can be addressed:
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Figure 3.20: Simulated VON − Eoff curves of the three designs at T
= 27 ◦C and T= 125 ◦C. Lifetime increases along the direction of the
arrow and the values in the circles are relative to the calibrated lifetime
value.
Figure 3.21: The cell pitch is kept constant at 6 µm and the lifetime is
varied.
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1. The short circuit capability increases when the lifetime in the structure
decreases (The legend of the figure refers to the turn-off energy which
increases when the lifetime increases) - This phenomenon is due to the
effect of the lifetime on the gain of the vertical PNP. More in detail,
the more the lifetime is increased, the more the gain increases. As re-
ported in [14], the beta of the vertical PNP (in the Beta value has been
evaluated for the NPN structure and (3.2) has been obtained by using
the complementary notation for the subscripts) can be descripted by the
relation:
β =
DpBLnENAE
DnEWBNDB

niB
niE
2
(3.2)
where DpB is the diffusion constant of holes in the Base, LnE is the
diffusion length of the electrons in the Emitter,NAE is doping concen-
tration of the Emitter,DnE is the diffusion constant of the electrons in
the Emitter, WB is the Base width, NDB is the doping concentration
of the Base, niB is the intrinsic concentration in the Base and niE is
the intrinsic concentration of the Emitter. The Emitter and Base region
are referred to the vertical PNP structure. This simplified equation for
the Beta (3.2) gives easily the relation between the Beta and the life-
time. Since DpB are DnE are dependent only on NAE and NDB , LnE
is the only parameter dependent on the ambipolar lifetime of the struc-
ture. More in detail it is proportional to the root square of the ambipolar
lifetime into the Emitter region of the vertical PNP. The short-circuit ca-
pability is reduced when the lifetime increases because of the increase
of the PNPN structure efficiency which enhance the thermal latch-up
phenomenon.
2. It has to be noticed that even if the collector current variation is reduced
compared to that introduced from the cell pitch variation (See Fig. 3.22),
the position of the collector current plateau moves faster to the right
(higher short-circuit capability) compared to the increase due to the cell
pitch variation. Moreover the slope of the collector current after the
plateau region increases when the lifetime increases. This phenomenon
is due to the different Beta of the structure which increases when the
lifetime increases and, at the same time, increases the thermal run-away
of the PNPN structure (the higher slope of the collector current during
the latch-up for devices with higher lifetime is an additive proof of the
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Figure 3.22: The lifetime of the structure is kept constant and the cell
pitch is varied (lifetime is the CALIBRATED value).
illustrated phenomenon).
In Fig. 3.22 the lifetime of the structure has been fixed to the calibrated
one and the cell pitch has been varied to evaluate the effect on the short-circuit
capability. From this graph the following conclusions can be addressed:
1. The short-circuit capability decreases if the cell pitch decreases - Since
the active area of the die is kept constant, when the cell pitch is reduced
the channel depth of the MOS part of the IGBT is proportionally in-
creased and an higher total current (the saturation current) flows into the
Die. In this way the mean value of the power dissipated into the struc-
ture increases and the temperature increases faster. This phenomenon is
evident in Fig. 3.22 where, in dashed lines, the maximum temperature
into the structure is reported.
2. The point in which the slope of the collector current changes its sign can
be addressed like the maximum Ton which the D.U.T. can sustain before
the thermal latch-up cancels the current control capability of the MOS
part of the IGBT. The more the cell pitch is increased, the more the point
moves to the right (the device has an higher short-circuit capability).
3. The slope of the curve after the plateau does not change with the cell
pitch - This is due to the vertical PNP structure which is not changed by
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changing the cell pitch and, since the current gain of the PNP depends
on both the doping profiles and the lifetime in the structure (From (3.2)),
does not change in a relevant way. The increase of the current after the
plateau is enhanced by the increase of the temperature into the structure
that, in general, increases the current gain of the PNPN structure of the
IGBT.
The experimental data highlighted a technological drawback for the depo-
sition of the emitter metal layer into the contact. More in detail, the metal layer,
which is used to make the Emitter contact, is not homogeneous and exhibits
vacancies upon the contact trench region (As shown in Fig. 3.1). The dies with
a cell pitch of 5µm have shown a better coverage of the metal layer. The latter
considerations, together with the simulation results shown in this section have
been the support for the definition of the 5µm design like the standard one.
3.2.2 Contact trench effect
The experimental characterization of the devices in avalanche conditions (this
subject will be explained in §4.3.3 ) have shown how the weakness of the
contact between the Emitter metal layer and the silicon, especially into the
Contact-Trench region, drastically reduces the ruggedness of the active area in
avalanche conditions. In this section the effect of the contact trench depth on
the short circuit and latch-up capabilities are investigated. With latch-up it is
defined the condition in which both the vertical PNP and the parasitic NPN of
the IGBT are activated, not allowing the turn-off of the current. This condition
is detrimental for the device since it can lead to the destruction of the device
because of the thermal run-away.
The most important parameter which affect the latch-up triggering is the re-
sistivity of the P-Body layer below the N+ diffusion of the Emitter (See §1.5)(a
lower value of doping at the junction of the P-Body region means an higher re-
sistivity, then a lower latch-up current). Moreover it is also relevant the part of
the total current which flows below the Emitter diffusion. The latch-up current
of the structure with a reduced depth of the contact has been evaluated.
In Fig. 3.24 the structure without contact trench and the one with the con-
tact trench are reported. As mentioned before the latch-up phenomenon is
dependent on the spreading resistance of the P-Body region below the Emitter
N+ region (the effect of the spreading resistance for the vertical part of the
N+/P-Body junction can be neglected since usually, in order to have a good
ohmic contact, the P+ region in Fig. 3.23 has a doping two order of magni-
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Figure 3.23: Region of the IGBT responsible for initiation of latching.
The arrow indicates the holes flow which brushes the P-Body/Emitter
junction.
(a) (b)
Figure 3.24: Cross section of the structure with the contact trench(a)
and without contact trench (b).
74 3. Design influence on the Short-Circuit capability
Figure 3.25: Doping profiles used to simulate the effect of the Emitter
depth (Yj in FIG. 3.23) on the Latch-up capability of the structure.
Figure 3.26: IC-VCE curves in avalanche conditions (solid-dotted
lines) and output curve relative to the design with Xj = 0.5µm and
Yj = 0.5µm.
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tude higher than the region below the N+ diffusion) and an investigation of the
effect of the geometrical features of the N+ region on the latch-up current has
been performed by using the TCAD simulator. In Fig. 3.23 the two analyzed
geometrical parameters of the N+ region are reported. Xj is the width of the
window of the mask for the N+ region (basically the lateral diffusion com-
ponent is not considered) and Yj is the depth of the junction at the interface
silicon/oxide. In Table 3.3 the simulated values are reported: forXj = 0.5µm
(which is the same width of the design with the contact trench) the values
Yj = 0.35µm, 0.5µm, 0.66m and 0.81µm have been analyzed.
Table 3.3: Geometrical features of the analyzed structures
Xj(µm) Yj(µm)
0.5 0.35, 0.5, 0.66, 0.81
0.3 0.35
For Xj = 0.35µm, the value Yj = 0.35µm has been tested. In Fig. 3.25
the doping profile along the silicon/oxide interface is reported for the different
values of Yj . In Fig. 3.26 the IC-VCE curves relative to the above values ofXj
and Yj are reported. The horizontal segments mark the current level at which
the Latch-up starts. The simulations show that:
1. The latch-up current increases when Yj decreases - The peak of the P-
Body profile is close to the surface, therefore the doping concentration
decreases when moving from the top to the bottom of the P-Body region
( the spreading resistance has the opposite trend). Since the latch-up
current decreases when the spreading resistance increases, the Latch-up
current decreases when Yj increases.
2. If Yj is fixed, the Latch-up current increases if Xj decreases - When Yj
is fixed the the total resistance which the holes have to cross increases if
the Xj increases and the Latch-up current decreases. This is shown in
Fig. 3.26 by the black segment level (Xj = 0.5µm and Yj = 0.35µm)
and the level of the red segment with the squares at the boundaries (Xj =
0.3µm and Yj = 0.35µm).
3. The output curve (VGE = 15V ) of the structure with Xj = 0.5µm and
Yj = 0.5µm is reported as well to highlight that the Latch-up current
does not depend on the working condition of the device.
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Figure 3.27: Short-circuit waveforms relative to the two structure in
Fig. 3.24. The device without the Contact-Trench has been simulated
with Xj = 0.5µm and Yj = 0.35µm.
4. In the worst case the Latch-up current is in the order of 1000A which
is a value two orders of magnitude higher than the normal operative
conditions of the devices under test.
5. The Structure with a deep contact trench (the one of the calibrate struc-
ture) does not exhibit a latch-up current up to over 20000A.
From the above considerations comes out that the latch-up capability is re-
duced when the contact trench is removed, however this effect does not reduce
the ruggedness of the devices in normal operative conditions. The two struc-
tures, with and without Contact-Trench, have been compared in Short-Circuit
to evaluate the trade-off due to the Contact-Trench. In Fig. 3.27 the waveforms
relative to the two designs is reported. As it is visible, the change of the top
design of the device has a negligible effect on the short-circuit capability. By
means of simulations, the VON and the Eoff values does not change by acting
on the geometrical features of the Contact-Trench.
3.2.3 Channel Length effect
As shown before, the maximum sustainable ton of the device with an higher
lifetime is lower and an improvement of the short-circuit capability can be
achieved by reducing the saturation current of the device (to reduce the over-
all power dissipated during the short-circuit). Since the saturation current is
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Figure 3.28: Doping profiles of the Body region at the Silicon/Oxide
interface.
inversely proportional to the channel length (See §1.3), the 5µm devices have
been characterized in simulation by evaluating VON , Eoff and Short-Circuit
capability by varying the channel length for two different values of lifetime
(the CALIBRATION and HIGHEoff values of Table 3.2). From the
point of view of the Eoff , as shown into the previous section, if the cell pitch
is fixed together with the lifetime the variation of the Eoff with the channel
length is negligible, since the stored charge into the Drift-layer is fixed (The
turn-off current is fixed). The Body doping profile has been obtained from
the superposition of two Gaussian profiles (See §3.1.1 ). In order to evalu-
ate in a simplified way the qualitative effect on the saturation current of the
D.U.T. for different values of Channel Length, a single Gaussian profile has
been adopted and the channel length has been varied until the saturation cur-
rent have matched the saturation current of the calibrated structure, keeping the
same doping profile peak (to have the same threshold voltage). In Fig. 3.28
the investigated doping profiles of the Body at the Silicon/Oxide interface are
reported.
The simulation results are reported in Fig. 3.29 and Fig. 3.30. The short-
circuit test has been performed for six values of the channel length (See Fig.
3.28) and two levels of lifetime (HIGHEoff and CALIBRATED). From
Fig. 3.29 and 3.30 it can be addressed that:
1. VON increases if the lifetime decreases
2. The VON proportionally increases with the channel length ( Fig. 3.29b
and 3.30b) and the slope of the Channel length versus VON curve in-
creases when the lifetime decreases.
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(a) (b)
Figure 3.29: (a) Short-circuit waveforms relative to different chan-
nel length values (CALIBRATED structure).(b) The channel length
versus the VON is reported.
(a) (b)
Figure 3.30: (a) Short-circuit waveforms relative to different chan-
nel length values (HIGHEoff lifetime value).(b) The channel length
versus the VON is reported.
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3. The short circuit capability is enhanced when the channel length is in-
creased. Basically this effect is due to the lower power dissipated into
the structure because of the lower saturation current of the IGBT.
3.2.4 Emitter diffusion modulation
As mentioned in the previous sections, the short-circuit capability of the an-
alyzed devices is mainly regulated by the saturation current and the lifetime
of the device. One of the possible ways to reduce the saturation current is the
modulation of the Emitter diffusion region (N+), [84], [85]. In this kind of
solution, the Self Aligned Structure is modified in a way that the Emitter diffu-
sion is modulated along the direction orthogonal to the section in Fig. 3.5 and
the Emitter Modulation percentage is here defined like the ratio between the
width of the N+ diffusion along the z-direction at the Silicon/Oxide interface
(the only part which injects electron directly into the channel) of the elemen-
tary cell and the depth along the z-direction of the elementary cell (See Fig.
3.31(a)). Therefore the structure without Emitter-Modulation has an Emitter
Modulation percentage of 100%.
Table 3.4: VON and Jsat of the analyzed structures.
VON [V ](atJC = 260A/cm
2) JSAT [A/cm
2](atVCE = 10V )
SALT 1.716 1685
SAHT 1.181 1996
25LT 1.711 1874
25HT 1.181 2366
20LT 2.274 386
20HT 1.449 536
50LT 1.830 913
50HT 1.247 1169
In Fig. 3.31 and Fig. 3.32 the structures adopted to investigate the emitter
modulation technique are reported together with the detail of the section of
the top of the cell. More in detail in Fig. 3.31 the modulation of the Emitter
diffusion (N+) is obtained by defining it like a stripe orthogonal to the trench-
gate. In this design the saturation current is limited by the reduced length
in the z-direction of the N+ diffusion which modulates the electron current
into the MOSFET channel, with the corresponding modulation of the overall
current of the device (See §1.3). On the other hand, in Fig. 3.32 it is reported
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(a) (b)
(c)
Figure 3.31: The geometrical details of the Orthogonal Emitter 20%
design. (a) Top view of the cell, (b) 3D structure and (c) section along
the cut in (a)
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(a) (b)
(c) (d)
Figure 3.32: The geometrical details of the P-Body contact 25% de-
sign. (a) Top view of the cell, (b) section along the cut number 1 in (a),
(c) section along the cut number 2 in (a) and section along cut number
3 in (a). In (a) the simulated 3D elementary cell area is highlighted by
the dashed black rectangle.
Figure 3.33: Output curves at ambient temperature for the investigated
designs.
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the structure in which the Emitter diffusion id modulated in a way that the
P-Body contact (P+) is extended in a reduced area of the top of the device
structure. For all of the designs the contact trench has been removed and the
P-Body layer has a secondary doping implantation at the surface with the same
depth of the N+ diffusion in order to get at the same time a ohmic contact
and better latch-up capability (the vertical distributed resistance in Fig. 3.23
is reduced by increasing the doping concentration). As preliminary step, the
above elementary cells have simulated in static conditions to get the output
curves to evaluate the VON (See Fig.3.33 and Table 3.4). The next step has
been the simulations of the four design in short-circuit conditions at two level
of lifetime into the structure ( See Fig.3.34 ). The following notation has been
adopted in Fig. 3.33 and Fig. 3.34:
• SALT - Self Aligned structure - structure with (See Fig. 3.5) with a Low
level of lifetime into the structure.
• SAHT - Self Aligned structure - with an High level of lifetime into the
structure.
• 25LT - P-Body Contact 25% - structure with a Low level of lifetime into
the structure and a P-Body Contact modulation of 25%.
• 25HT - P-Body Contact 25% - structure with a High level of lifetime
into the structure and a P-Body Contact modulation of 25%.
• 20LT - Orthogonal Emitter 20% - structure with a Low level of lifetime
and an Emitter diffusion modulated at 20%.
• 20HT -Orthogonal Emitter 20% - structure with a High level of lifetime
and an Emitter diffusion modulated at 20%.
• 50LT - Orthogonal Emitter 50% - structure with a Low level of lifetime
and an Emitter diffusion modulated at 50%.
• 50HT -Orthogonal Emitter 50% - structure with a High level of lifetime
and an Emitter diffusion modulated at 50%.
where the Low level of lifetime corresponds to the CALIBRATION lifetime
level in Table 3.2 and the High level of lifetime corresponds to a lifetime level
10 times higher than the CALIBRATION level.
After the preliminary simulations from the data reported in Fig.3.33, Fig.
3.34 and in Table 3.4 the following considerations can be addressed:
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Figure 3.34: Short-Circuit curves at ambient temperature for the in-
vestigated designs.
1. The P-body modulation causes a saturation current increment.
2. The Orthogonal Emitter solution shows a good saturation current mod-
ulation since the saturation is roughly proportional to the emitter modu-
lation factor.
3. Devices with the modulated P-body contact area have a reduced short-
circuit capability because of two phenomena:
• The high saturation current;
• The wide N+ diffusion enhances the latch-up phenomenon which
is accentuated by the high temperature achieved during the test.
4. The Orthogonal Emitter solution shows an improved capability for the
Short-Circuit test since the saturation current is reduced, but it increases
the VON of the device. It has to be pointed out that for high values of the
emitter area the short-circuit capability is reduced anyway, even if the
saturation current is lower. This is due to the wide emitter diffusion (at
high emitter modulation values) which increases the current path below
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the N+ diffusion and enhances the latch-up phenomenon. At ambient
temperature, as shown before, the latch-up can be considered negligible
for the proposed structures, but the high temperatures achieved during
the short-circuit test enhances the current gain of the parasitic NPN tran-
sistor and the longer path triggers in advance the phenomenon. As a
solution of this drawback, a shallow contact trench (with a depth in the
order of 0.4µm) can be adopted.
3.3 An optimized structure
In the previous sections the effect on the Short-Circuit capability of the geo-
metrical and technological parameters of the single cell have investigated and
the trade-offs among VON , Eoff and short-circuit capability have been defined
and quantified by means of the TCAD simulations. In this section a the effect
of the modification of both the Emitter Modulation and the Channel length
will be investigated. It has been shown that even if the saturation current is re-
duced, the Short-Circuit capability can be not improved as well, therefore three
advanced designs are evaluated from the point of view of the Short-Circuit
capability.Finally, the experimental results on the optimized samples will be
shown.
3.3.1 An advanced Design of the cell
As mentioned before, the emitter modulation is effective in reducing the sat-
uration current as well as the channel length modulation. The Emitter modu-
lation technique has been investigated more in detail when the channel length
is varied to achieve an optimum design that enhances both the Short-Circuit
capability and the VON at the same time.
In Fig. Fig. 3.35 the three doping profiles of the channel region adopted to
investigate the Short-Circuit capability of the new designs are reported. In the
following the parameters used into the simulations:
1. Channel length (LCH ) = 2.5, 3 and 3.5
2. Emitter Modulation = 35, 50 and 75%
In Fig. 3.36 the VON voltage versus the Saturation current density is re-
ported for the three emitter modulation percentages when the channel length is
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Figure 3.35: The three investigated P-Body profiles.
Figure 3.36: The VON voltage versus the Saturation current density
is reported for the different designs for the level of lifetime. VON is
evaluated at JC = 260A/cm2 and Jsat at VCE = 10V
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Figure 3.37: The VON voltage versus the Saturation current is reported
for the different designs for the High level lifetime. VON is evaluated
at JC = 260A/cm2 and Jsat at VCE = 10V
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varied. The lifetime level is that of the highly irradiated devices (low lifetime
level).
In Fig. 3.37 the same analysis of Fig. 3.36 is reported for devices with
a low level of irradiation (the lifetime is evaluated by multiplying the Low
level by 10). By means of the data presented up to this section, the following
conclusions have been addressed:
1. The Orthogonal Emitter modulation shows a trade-off between the sat-
uration current density and the VON .
2. All of the points on the VON -Jsat curve lie on an hyperbolic-like curve.
This behavior is not modified when the lifetime level is changed and if a
point is chosen on this curve it can be achieved by acting in an equivalent
way on the Channel Length or on the Emitter Modulation.
3. The above considerations suggest a saturation current modulation made
by only adopting the Emitter modulation and keeping constant the chan-
nel length. This solution is preferred since it implicates the modification
of only one geometrical feature of the elementary cell, the emitter mod-
ulation.
In Fig. 3.38 the three investigated structures with a different top design
are reported. All of them are a derivation of the structure in Fig. 3.31 with
an Emitter Modulation of 50% and they differs for the N+ diffusion design.
Basically, in all of them the maximum carriers path below the N+ diffusion
is reduced in order to improve the latch-up capability. More in detail, in Fig.
3.38a a shallow Contact-Trench is inserted into the top of the cell. The aim
of this design is to enhance the Latch-Capability of the cell by reducing the
maximum path for the carriers below the N+ diffusion. The adoption of the
shallow contact trench (Depth = 0.4 ) has two advantages:
1. The shallow depth of the contact trench reduces the non uniformities
observed in the metal layer of the Emitter(See §3.2.1).
2. The maximum path for the holes is drastically reduced since the distance
between the Contact-Trench anche Trench-Gate is 0.5 .
In Fig. 3.38b the same principle of the design (a) is proposed but the
interruption of the N+ Diffusion is achieved by making a N+ diffusion which is
modulated and at the same time it is interrupted in the middle of the cell, where
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(a) (b)
(c)
Figure 3.38: The 3D structures of the advanced designs are reported.
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the P+ (P-Body contact) is extended. Finally, in Fig. 3.38c a weak Emitter
Modulation is adopted by modulating only Silicon/metal contact region (this
is achieved by masking the Emitter contact with an Oxide layer) together with
a reduction of the N+ layer where the oxide mask is deposited. In Fig. 3.39
the Short-Circuit curves relative to the three designs proposed are reported,
where the structure A is the one in Fig. 3.38a, the structure B is the one in Fig.
3.31 and the structure C is the one in Fig. 3.38c. The results concerning the
structure 3.38bis not reported since it has the same behavior of the structure
A. as it can be seen the best design is the A which has the Shallow Contact-
Trench. As it can be seen the Collector Current diverges before in the structure
B and, as shown from the simulations, this is due to the premature Latch-up
which occurs because of the high extension of the N+ region, enhanced by the
temperature increase during the Short-Circuit. The structure C shows has a
premature divergence of the Collector current basically because even if the N+
diffusion is reduced in width in half part of the structure, the low resistance of
the N+ region gives a good path to the electron current, therefore the latter is
not modulated.
3.3.2 An advanced Design of the cell: experimental results
By means of the simulative results shown in this chapter different samples
have been realized to evaluate the effective improvement of the Short-Circuit
capability of the optimized structure presented before. Finally, the optimized
elementary cell has the following features:
• The channel length is fixed at the one defined in §3.1.3.
• The cell pitch is 5 µm.
• The N+ emitter region has been modulated and a design with 50% of
Emitter Modulation.
• Two design have been defined for the top of the cell: one without the
contact trench (See Fig. 3.38b) and the other one with a Shallow Contact
trench (See Fig. 3.38a).
In Fig. 3.40 the experimental values for the saturation current are re-
ported for different Emitter modulation percentage (100%, 70% and 50%) at
VGE = 8V and VGE = 10V . As it is visible, the saturation current de-
creases proportionally to the Emitter modulation percentage. The devices with
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Figure 3.39: The VON voltage versus the Saturation current density
is reported for the different designs for the level of lifetime. VON is
evaluated at JC = 260A/cm2 and Jsat at VCE = 10V
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an Emitter modulation percentage of 100% have a saturation current which is
lower compared to the extrapolation from the data with an Emitter modula-
tion of 50% and 70%. This is attributed to the different batch for the devices
with Emitter modulation of 100% and those with the other values of emit-
ter modulation. An increase of the saturation current for the devices without
Contact-Trench is observable.
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(a)
(b)
Figure 3.40: Saturation current for the structure with and without
Contact-Trench in function of the Emitter modulation percentage for
VGE = 8V (a) and VGE = 10V (b).
Chapter 4
Guidelines for the design of
IGBTs rugged in avalanche
conditions
T he IGBT are widely used in switching applications where the avalanchephenomenon can occur and an higher robustness of the active silicon
power devices is requested. The avalanche breakdown phenomenon has been
studied since the beginning of the silicon device development. Great effort has
been given to the physical mechanisms which lead to the presence of Negative
Differential Resistance (NDR) in the blocking I-V curves of different fami-
lies of semiconductor devices. The subject has been investigated by means
of both the analytical, experimental and simulative point of view. However a
definitive explanation of the physical mechanisms which regulate the behav-
ior in avalanche conditions is not present, especially for semiconductor power
devices and in detail for IGTBs.In this chapter the avalanche breakdown phe-
nomenon is introduced together with the concept of NDR. After the expla-
nation of a physical model to evaluate the reverse I-V curve of the vertical
PNP of the IGBT structure the avalanche breakdown voltage is investigated in
the structure presented in the previous chapter by means of the TCAD simu-
lator. Finally the design parameters which affect the I-V curves of both the
active region and the termination are evaluated (in avalanche and on-state con-
ditions) and some guidelines to improve the robustness of the overall device in
avalanche conditions are defined.
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4.1 Negative Differential Resistance
When the electric field of a reversely biased p/n junction reaches the criti-
cal electric field, the impact ionization generation phenomenon occurs in a
reduced layer of the depletion region and the voltage drop at which this hap-
pens is called Breakdown Voltage[14]. Usually the avalanche breakdown phe-
nomenon is considered electrically and thermally stable, since the Breakdown
voltage increases when the temperature increases into the structure. This
means that, especially in large area devices (e.g. power semiconductor de-
vices), the temperature distribution on the entire area of the device is uniform
after a certain lapse of time. Basically, if in a certain region of the device
the temperature increases because of a current increase, locally the breakdown
voltage increases, leading to a reduction of the local current density. However,
this explanation of the electro-thermal behavior in avalanche conditions is not
exhaustive, since both experimental and theoretical evidences have shown that
semiconductor device can exhibit a current focusing which can drastically re-
duce the reliability of the device [86],[87],[88]. This phenomenon is due to
the presence of a (NDR) into the I-V curve of the elementary structure. It has
been theoretically shown by means of thermodynamical principles that when a
generic structure exhibits a NDR region into the I-V curve in current-controlled
conditions, the current becomes inhomogeneous in planes orthogonal to the
current flow direction. More in detail the current arranges in filaments in the
direction of the current flow[89]. If the device has a wide area and each vertical
portion of the structure has an I-V curve in avalanche conditions with a NDR
branch, from a more physical point of view this phenomenon can be addressed
in this way: starting from an uniform distribution of the current at a current
density value in the range of the NDR region, a infinitesimal local increase of
the current causes an infinitesimal reduction of the local voltage. The local
reduction of the voltage drop causes the attraction of the neighboring carriers
with the relative increase of the current. In this way a strong current focus-
ing occurs, with the relative temperature increase. As mentioned before, the
temperature increase induces an increase of the Breakdown Voltage which, in
case of Positive Differential Resistance, spreads the current in the surrounding
part of the filament. This is not strictly true when operating in NDR. Actually
this condition acts like a positive feedback which counteract the negative feed-
back of the temperature [86]. As shown in different works[25],[90],[21], the
focusing of the current does not lead always to the premature destruction of
the device since the local temperature increase leads to the filament movement
in colder regions. The NDR phenomenon is due to the interaction between the
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mobile charge and the electric field into the depletion region by means of the
Poisson equation. The first work focused on the Avalanche breakdown sub-
ject has been presented by McKay[91] where the basic equations which model
the impact ionization phenomenon has been derived from the charge discharge
theory in the gas and it has been applied to a silicon p/n junction. It has been
derived the multiplication factor (M) to keep into account the overall genera-
tion into the depleted region starting from a single carrier. When M → ∞,
the avalanche breakdown occurs in the device and the current diverges. Af-
ter McKay, many works have been presented for the modeling of I-V curves
in avalanche conditions [38],[92]. Even if the empirical relation derived by
Miller has shown a great coherence with the experimental results, its validity
is confirmed up to the trigger of the impact ionization phenomenon. Therefore
a more accurate analysis of the I-V curve behavior at high current densities in
avalanche conditions has been presented in [93],[94],[95]. In [93] and [94] it
shown that even if the structure is a bulk one (without p/n junctions), the NDR
phenomenon occurs because of the electric field warping due to the strong in-
teraction between electric field and mobile charges. In [95] the NDR modeling
has been presented for a P-i-n structure, deriving an analytical model for the
reverse I-V curve. As mentioned before, the presence of the NDR in the re-
verse I-V curve leads to the filamentation of the current into the structure and
in works like [96], an estimation of the filament size is reported from the an-
alytical point of view starting from the physical features of a P-i-n structure.
The radius of the filament is defined by the balance between the phenomenon
which leads to an increase of the current into the filament and the lateral diffu-
sion phenomenon which occurs around the filament region. It has to be pointed
out that in most of these works some important lacks are present. Basically all
of the models are based on strong simplifications of the equations system, e.g.
[95]:
1. The carrier speed in the space charge layer is independent of the electric
field
2. The ionization rate of electrons is equal to that of the holes
3. The relation between the ionization rate and the electric field is given by
the relation α = aexpbE
4. The impurity densities of the P and N regions are much higher than that
of the intrinsic region
5. The intrinsic region is completely covered by the space charge region
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6. Carrier recombination is negligible
7. Diffusion of carriers is negligible.
These assumptions allow to formulate a closed analytical form of the problem,
but most of the information on the structure of the specific device is lost and a
general description on the phenomenon is not achievable. Since the analytical
approach has shown its strong limits, the behavior of the I-V curve in avalanche
conditions and its effect on the current distribution in the area of the device has
been investigated by means of different approaches. The most common tool
for the analysis of the avalanche breakdown phenomenon in complex semi-
conductor devices are TCAD simulators [25],[90],[21]. Actually, they are the
only way to accurately trace the reverse I-V curve of complex semiconductor
devices and to analyze the carriers fluxes of two/three dimensional structures.
Many phenomena have been observed by means of the TCAD simulations in
avalanche conditions: in [90] a destructive effect has been observed at the ter-
mination of an IGBT and the design parameters responsible of the failure are
addressed. It has to be highlighted that the impact ionization effect can occur
even at a collector voltage well below the static breakdown voltage because
of the Dynamic avalanche phenomenon (See §1.4.2). In [21] the filamentation
phenomenon is investigated in P-i-n structures. More in detail the 1D structure
is extruded and a 2D simulation is performed in turn-off conditions. During
the plasma removal into the intrinsic region because of the high current which
flows into the depletion region, the steepness of the electric field can increase
in a way that the critical electric field is reached at lower voltage values and
the dynamic avalanche phenomenon occurs together with the appearance of
filaments on both the anode and the cathode sides. A more general investiga-
tion of both the electric field and the carriers distribution in to semiconductor
devices is presented in [97]. An investigation of the I-V curves in avalanche
conditions is reported in for different families semiconductor power devices.
In [98] the limiting factors of the safe operating area are analyzed by means
of TCAD simulations and the presence of current filaments is confirmed. The
main drawback of the TCAD approach is the reduced area which can be an-
alyzed. TCAD simulators recently have been used to investigate the physics
involved into large area devices [33]. In this work a 3D wafer level TCAD
simulation has been performed and some of the most important phenomenon
which occurs during the turn-off of a GCT are investigated. The dynamic
avalanche phenomenon is investigated as well. The last work has shown that
it possible to use TCAD simulator also for very large areas, however it has to
be pointed out that the analyzed structure is quite simple from the geometrical
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point of view compared to the complexity of a Trench-IGBT structure which
needs a huge number of nodes for a reliable description of a real structure.
A different approach to the effect of the NDR on large area devices has been
presented in different works, e.g.[99], [100], [101], [102]. In these works the
effect of the NDR is treated by means of the non-linear spatio-temporal dy-
namics theory. The core of this theory is a reaction-diffusion approach for the
description of the current and voltage dynamics into the wide area devices in
a generic circuit. The theoretical results have shown a good coherence with
the experimental observations. As shown by means of the TCAD simulations,
the current filaments can move from their original position because of the tem-
perature effect. A deep analytical investigation of the solutions stability in the
system has been carried out. The weak point of this approach is the adop-
tion of the reaction-diffusion modeling to describe the pattern which can occur
in the structure in avalanche conditions. To use this kind of approach, the
kinetic function of the device (1D) has to be defined in order to get realis-
tic results. However for most of the structures it is too complicate to derive
the kinetic function and an exhaustive simulation of the behavior in avalanche
conditions has been achieved only for simplified structures. Recently an al-
ternative approach has been proposed to investigate the current and voltage
dynamics in large area devices [65]. In this work a 3D electro-thermal sim-
ulator for high power devices operating in avalanche condition is proposed.
The simulation is based on two coupled systems: a 3D-FEM thermal simula-
tor and a 2D electrical solver and it is capable of simulating a large number
of macro-cells composing a wide-area power devices operating in avalanche
condition. The electrical solver uses a SPICE-like algorithm with a look-up-
table description for every cell, while The thermal problem is solved by a finite
element method (FEM) in an iterative loop with the electrical simulator. The
Unclamped Inductive Switching (UIS) has been performed to analyze the cur-
rent dynamics into a Trench-IGBT structure. Up to now this approach is the
only one effective in simulating large area devices.
4.2 Analytical model in avalanche conditions
In this section the analytical model to trace the I-V curve in avalanche condi-
tions is presented for an open-base PNP, where the Base doping profile is not
uniform. The mentioned structure is representative of the vertical PNP of the
IGBT structure. The model is based on a linear approximation of the electric
field into the depletion region (the steepness depends on the mobile carriers
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Figure 4.1: Reference current and voltage for an npn structure.
flowing into the depletion region) and an accurate evaluation of the β of the
PNP is achieved by means of the Gummel and Poon model [103]. The scope of
this model is linked to the need of a tool which gives a quick estimation of the
I-V curve in avalanche conditions and the correlation with the design parame-
ters which characterize the structure under test. Moreover, a correct estimation
of the I-V curve in avalanche conditions can improve the predictability of the
simulations performed on large area power devices [65].
4.2.1 Gummel and Poon Model
In this section the Gummel and Poon model [103] is recalled, since the pro-
posed model is based on a charge-control approach. This model is widely used
to describe the bjt behavior since it has a good predictability in very general
hypothesis. Actually it works for devices with non uniform doping profiles
and for any injection level. The 1D reference structure is reported in Fig. 4.1
where the conventions for voltages and currents are reported.
Starting from the electron and hole current equations in semiconductors:
Jn = qµnnE + qDnB
dn
dx
(4.1)
Jp = qµppE − qDpB dp
dx
(4.2)
where the electric field can be obtained from (4.2) and it can be substituted
in (4.1). The condition hFE <<
nµn
pµp
is always verified for low injection
levels and it is still valid at high injection levels if hFE <<
µn
µp
. Therefore the
collector current can is(for a npn structure) like:
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IC =
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(4.3)
Is is the reverse saturation current and it can be written as:
IS =
qA 〈DnB〉n2i
p0dx
(4.4)
where the integral is extended to the Base neutral region and qb can be
calculated by the quadratic equation:
qb = q1 +
q2
qb
(4.5)
.
The solution of equation (4.5) gives:
qb =
q1
2

1 +

1 + 4
q2
q21

(4.6)
where q1 is the sum of the zero polarization charge and the charge due to
the junction capacitance. It keeps into account the Early effect, since VAF and
VAR are the forward and reverse Early voltage, respectively.
q1 = 1 +
VBE
VAR
+
VBC
VAF
(4.7)
q2 represents the Base excess carriers due to the diffusion capacitance, that
is dependent on current and voltage:
q2 =
Is
QB0

τBF

e
VBE
VT − 1

− τBR

e
VBC
VT − 1

(4.8)
where QB0 is the is the charge associated to the holes in Base when it is
not polarized. τBF and τBR are the transit time in Base in forward and reverse
condition respectively.
In Fig. 4.2 the charges due to the junction capacitance are reported in
detail. In forward conditions the above relations can be simplified in the fol-
lowing way:
q1 = 1 +
VBE
VAR
∼= 1 (4.9)
q2 =
Is
QB0
τBF

e
VBE
VT − 1

(4.10)
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Figure 4.2: Charges due to the junction capacitance.
Figure 4.3: Vertical PNP of an IGBT.
IC =
Is
0.5 · 1 +√1 + 4q2

e
VBE
VT − 1

(4.11)
4.2.2 The proposed model
In this section the proposed physical model to trace the I-V curve of a PNP in
avalanche condition is explained. In Fig. 4.3 a sketch of the investigated PNP
structure is reported.
When the IGBT works in forward blocking modality, the breakdown volt-
age occurs between the Emitter and the Collector of the vertical PNP struc-
ture of the IGBT (See Fig. 4.3). In this condition the Emitter/Base junction
is directly biased, while the Collector/Base junction is reversely biased. This
structure in avalanche conditions (when the MOS channel is closed) works like
a PNP in open-base configuration. The β value can be obtained by considering
the PNP working in forward biasing condition. It has to be pointed out that
the vertical PNP structure of an IGBT is not optimized to achieve an high β
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value, since the base width is quite long and the doping concentration, espe-
cially in the Drift-Layer, is very low if compared to signal bjt. Therefore, the
high injection condition can be achieved at low current levels, with the relative
reduction of the β. In the general case, depending on the design of the IGBT,
the electric field in avalanche conditions can have a shape which can be[104]:
• Trapezoidal - The electric field is almost constant into the Drift-layer
and it truncated by the Buffer-layer (Punch Through design).
• Triangular - The electric field goes to zero into the Drift-layer. In this
case the Buffer-layer is not present (Non Punch Through design)
• Quasi-triangular - The Drift-layer width is engineered in a way that the
electric field falls to zero into the low doped Field-Stop layer and the
overall shape is quasi-triangular (Field Stop design)
Therefore it can be firstly concluded that the Base of the PNP is not uni-
form from the point of view of the doping profile. As it will be illustrated
ahead, the Breakdown Voltage of the structure is not constant when the current
density changes. Actually, especially at high current density levels, the mobile
charge flow into the depletion region warps the electric field and a reduction
or increase of the depletion region occurs. This effect changes the geometrical
features of the undepleted layer of the base. For example, even if nominally
the electric field for a Field-Stop structure is quasi-triangular, it can happen
that for a certain current level the hole current density is higher than the elec-
tron current density. In this case the slope of the electric field increases with
the relative reduction of the depletion region. This change for the depleted
region implies an increase of the width of the neutral base and, therefore, a
change of the β. It can happen that the electric field becomes zero before than
the transition between Drift-layer and Field-Stop layer. The β calculation in
the latter case requires a modeling which keeps into account the not uniform
doping profile. The following assumption have been adopted to formulate the
model:
• The structure is 1D and the temperature effect is not kept into account.
• The current level is forced and it is supposed that the impact ionization
phenomenon is present.
• Carriers move into the depletion region only because of the drift phe-
nomenon at the saturation velocity.
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Figure 4.4: Electric Field, current densities and geometrical parame-
ters for the avalanche model.
• The Electric-Field is approximated with a linear behavior.
• The recombination phenomena are neglected into the neutral region.
• The impact ionization phenomenon is confined in reduced zone at the
Collector/Base junction. Therefore, since the Electric field drives the
electrons toward the Emitter region and the holes into the opposite di-
rection, the depletion region has been divided in two regions: the first
one is the region in which the impact ionization occurs and the hole cur-
rent is assumed egual to the total forced current; in the second region the
impact ionization is not present and the carriers move at the saturated
velocities.
The first step for the implementation of the model is the definition of the
Electric Field shape when a certain current is applied. The Electric Field is
defined by the Poisson equation:
dE (x)
dx
=
q
s
ρ (4.12)
where q is the electron charge, s is the silicon permittivity and ρ is the
charge density. Usually the Electric Field shape is calculated keep into ac-
count only the fixed charge of the background doping concentration. How-
ever, when the current density increases, the charge density has to include the
mobile charge as well by means of the equation ρ = (ND + p− n).
In Fig. 4.4 the sketch of the structure is reported together with the approxi-
mated Electric Field and current densities of electron and hole is reported. WU
is the undepleted part of the Drift-layer,WD is the Drift-layer thickness,WL is
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the thickness of the Buffer layer and the wu is the abscissa at which the Elec-
tric FieldE2 goes to zero (this value can be higher thanWD and in that case the
Electric Filed is truncated at the n-/n transition region). The depletion region
is divided into two regions. In the first region, at the Collector/Base junction,
because of the impact ionization phenomenon the holes are the dominant car-
rier present in this zone. Therefore the charge density can be approximated by
ρ = ND + p = ND +
J
qvpsat
, where J is the total current forced into the struc-
ture. In the second region the impact ionization effect does not occur and both
carriers move with their respective saturated velocity. In this region the net
density of charge can be calculated by ρ = ND+p−n = ND+ Jpqvpsat− Jnqvnsat .
The ratio between holes and electrons into the second region is defined by the β
of the PNP structure. By means of the above approximations into the depletion
region, the Electric Filed into the first region can be written as:
E1 (x) = E1 (0) +
q
εs

ND +
J
qvps

x (4.13)
where [15]
E1 (0) = − 4 · 10
5
1− 13 log10

ND +
J
qvps

/1016
 (4.14)
By means of equation (4.14), it has been kept into account the critical Elec-
trical Field dependence on the effective charge density at the Collector/Base
junction. In the same way the Electric field into the second region can be
obtained by:
E2 (x) = E2 (0) +
q
εs

ND +
J
q (β + 1)

β
vps
− 1
vns

x (4.15)
where [15]
E2 (0) = − 4 · 10
5
1− 13 log10

ND +
J
q(β+1)

β
vps
− 1vns

/1016
 (4.16)
As mentioned before the β defines the ratio between holes and electrons
into the second region of the depleted part of the device. More in detail the β
of the structure is defined at the Emitter/Buffer-layer junction, but, as reported
before, the recombination phenomenon is neglected in the Base and the fluxes
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ratio does not change. The electron current can be considered the Base cur-
rent of the PNP since it is the electron flux injected into the Emitter by the
Base region. The Collector current can be approximated with the hole current
which flows into the second region of the depleted region. Therefore the β
of the structure can be evaluated like the ratio JCJB , where JC is evaluated by
(4.9)-(4.11) for a PNP. JB is the sum of the reverse saturation current of the
Base/Emitter junction and the generation current in the SCR region of the same
junction. The Emitter current can be evaluated by:
JE =

q
DpLn
2
i
NLWL
+ q
DnEn
2
iE
NEWE

e
VEB
VT − 1

+

q
Wni
2τSC

e
VEB
2VT − 1

.
(4.17)
From the last equation the voltage drop at the Emitter/Base junction is
obtained and it is used to evaluate JC and JB . The second term of the equation
is due to the generation current in the Emitter/Base junction. The ideality
factor of the junction has been fixed at 2, the depletion layer width has been
fixed to the value at zero polarization. As mentioned before, depending on
the current density level, the depletion layer can reduce its size and part of the
Drift-layer can become neutral. Therefore the Base charge at zero polarization
(QB0), the Base Time of flight (τbF ) and the reverse saturation current density
(JSS) have to be modified in the charge control model to keep into account the
not constant doping profile of the Base:
QB0 =

qNLWL ωU ≥WD
q (NLWL +ND (WD − ωU )) ωU < WD (4.18)
τBF =

W 2L
2DpL
ωU ≥WD
W 2L
2DpL
+ (WD−ωU )
2
2DpU
ωU < WD
(4.19)
JSS =

qDpLn
2
i
NLWL
ωU ≥WD
q〈Dp〉n2i
NLWL+ND(WD−ωU ) ωU < WD
(4.20)
with
〈Dp〉 = 1
(WL + (WD − ωU )) (WLDpL + (WD − ωU )DpU ) (4.21)
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where DpL and DpU are the diffusivity into the Buffer-Layer and into the
undepleted Drift-layer respectively. ωU is obtained by:
ωU = −E2(0)
A2
(4.22)
where A2 is the slope of E2 (x) in (4.15). Finally it can be concluded
that: The electric field depends on the forced current by the Electric Field peak
(Eq. (4.14) and (4.16)) and by β; β depends on the forced current and ωU ; ωU
depends on the Electric Field shape. The breakdown voltage for low current
levels (where the mobile charge are negligible compred to the fixed charge)
has been evaluated by following the approach in [14] to keep into account the
β effect. More in detail a corrective factor for the maximum Electric Filed has
been evaluated by:
αPNPM =
αPNP
1−

VC
BV pp
n = 1 (4.23)
where BV PP is the Breakdown Voltage of a planar abrupt p/n junction
where the n-region has the same doping concentration of the Drift-Layer. VC
is the Collector voltage, however when the Electric Field is truncated by the
Buffer layer, the effective value of VC has to be evaluated by the approach
in [14]. More in detail the it has to be calculated the equivalent Non Punch
Through voltage by:
VNPT =
εs
2qND

VC
WD
+
qNDWD
2εs

. (4.24)
4.2.3 Results
The solutions of the presented set of equations has been solved by means of a
Spice solver and the results have been compared to the TCAD simulations. In
Fig. 4.5 it is reported the FS structure used to validate the model by means of
the TCAD simulations.
More in detail the Drift-layer has a width WD = 160µm and a doping
concentration ND = 9E13cm−3. The Emitter has a doping concentration
NE = 9E17cm
−3 and WE = 0.5µm. The Buffer-Layer parameters have
been varied in order the verify the predictability of the model and the I-V
curves have been traced for different combinations of the Buffer-Layer width
and doping concentration in the range of the values reported into the literature
[105] [106] (See Table 4.1).
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Figure 4.5: Reference structure for the comparison between the
TCAD simulations and the model.
Table 4.1: Buffer-Layer parameters.
WL (µm) NL

cm−3

1 1E15
5 1E15
10 1E15
1 5E15
5 5E15
10 5E15
1 1E16
5 1E16
10 1E16
In Fig. 4.6 the most relevant parameters of the I-V curve in avalanche
conditions are highlighted. The Breakdown Voltage defines the voltage rate
of the device, while the NDR slope defines the robustness of the device in
avalanche conditions, as it will be shown in the next sections.
In the following the results of the comparison between the TCAD simula-
tions and the model are reported.
From the illustrated results in Fig. 4.7, 4.8 and 4.9 it can be concluded that
the model shows a good predictability when the buffer layer has a thickness of
5m and 10m from both the point of view of the Breakdown voltage and the
I-V curve slope in the NDR region. The validity of the model form the point of
view of the maximum current density is mainly limited by the high injection
regime which occurs at low current levels because of the very low doping con-
centration into the Drift-Layer [107]. Actually in a Field-Stop structure at low
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Figure 4.6: Relevant parameters of the I-V curve in avalanche conditions.
(a) (b)
Figure 4.7: Comparison between the numerical simulations (black
curves) and the model curves (red curves) are reported for WL =
10µm. (a) NL = 5E15cm−3 and (b) NL = 1E16cm−3.
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(a) (b)
(c)
Figure 4.8: Comparison between the numerical simulations (black
curves) and the model curves (red curves) of the Breakdown Voltage as
a function of NL. (a)WL = 1m, (b)WL = 5µm and (c)WL = 10m.
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(a) (b)
(c)
Figure 4.9: Comparison between the numerical simulations (black
curves) and the model curves (red curves) of the NDR slope as a func-
tion of NL. (a)WL = 1m, (b)WL = 5µm and (c)WL = 10m.
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current densities the Electric-Field has a quasi-triangular shape and the it has a
low value at the Drift-Layer/Field-Stop Layer. However as soon as the mobile
charge becomes comparable to the Drift-Layer doping concentration, whether
the β of the structure is still greater than one, the depletion region shrinks and
part of the Drift-Layer becomes undepleted and the high injection regime is
reached. The validity of the model is also reduced when the Buffer-Layer has
thickness of 1µm. In this case as soon as a small part of the Drift-Layer be-
comes undepleted, the high injection phenomenon occurs in most of the neutral
part and the overall predictability is drastically reduced.
4.3 TCAD simulations in avalanche conditions
As mentioned before (§4.1), the avalanche breakdown is a strongly unstable
phenomenon and an evaluation of the behavior of complex structures can be
achieved only by means TCAD simulators. Actually when the 2D or 3D ef-
fects occurs the analytical approach becomes very complex and only a strongly
approximated evaluation can be achieved. A TCAD simulation approach is
mandatory when the geometrical features of the structure can not be kept into
account (e.g. Trench-Gate structure, Field-Plates, more complicate termina-
tion structures) in an analytical way. When an IGBT works in avalanche con-
ditions, differently from the on-state, the current can flow either in the termina-
tion or in the active area, depending on the features of the two regions. In this
section different design parameters of the structure presented in the previous
chapter (See Fig. 3.5) will be analyzed to evaluate their effect on the avalanche
I-V curves of the termination and the active area. In Fig. 4.10 the analyzed
termination is reported. As it can be seen, the Floating Field Ring (FFR) tech-
nique is adopted by means of three FFR which have a junction depth different
from the one of the P-Body in the active region. A Field Plate is adopted on the
last FFR to warp the rest of the Electric Field at the end of the termination. On
the left side the Gate bus is visible above the hookup ring of the termination.
As it will be shown, the improvement of the avalanche ruggedness can re-
duce the on-state performances, therefore an accurate evaluation of the trade-
off among the improvements in the avalanche conditions and those in the on-
state have to be taken into account. Usually the avalanche phenomenon occurs
at the termination (as confirmed by the investigated structure), therefore the ef-
fect of the lifetime, of the Buffer-Layer and of the Floating Field Ring structure
will be analyzed and their effect on the on-state performances will be evalu-
ated. The effect of a bad Emitter contact, due to the recessed solution, will
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Figure 4.10: Investigated termination structure.
be investigated. Finally, the interaction between the active area will be ana-
lyzed and the guideline for an improvement of the avalanche ruggedness of the
overall device will be shown.
4.3.1 Lifetime effect
As shown into the previous chapter, the lifetime of the carriers into the struc-
ture strongly affects the on-state performances and this is due mainly to the
vertical PNP of the IGBT structure. In this section the effect of the lifetime on
the reverse I-V curves of both the active area and the termination will be inves-
tigated. The reference structure is the one presented in the previous chapter for
the active area (See Fig. 3.5) and the reference lifetime is the one reported for
the calibrated structure in Table 3.1. It has to point out that the data in Table 3.1
refer to a structure where the lifetime has been strongly reduced by means of
the electron irradiation lifetime technique. Therefore three lifetime levels have
been investigated for this analysis: the calibrated level reported in Table 3.1
(CALIBRATED), ten times the calibrated value (10-CAL)and hundred times
the calibrated value (100-CAL). The TCAD simulations have been performed
by using the UniBo2 [108], [109], [110] model to keep into account the impact
ionization rate dependence on the Electric Field and on the temperature (This
model will be adopted for all of the avalanche simulations in this work). In
Fig. 4.11 the I-V avalanche curve of the termination region are reported for T
= 300K and T = 400K and for the three levels of lifetime defined before. In Fig.
4.12 the I-V curves of the active region are reported for the same conditions of
Fig.4.11.
From the TCAD simulations the following considerations cab be ad-
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Figure 4.11: I-V curves of the termination region for different lifetime
levels and two temperatures.
Figure 4.12: I-V curves of the active area region for different lifetime
levels and two temperatures.
4.3 TCAD simulations in avalanche conditions 113
dressed:
1. The breakdown voltage (at low currents) in the active region is depen-
dent on the lifetime at ambient temperature and it increases when the
lifetime level decreases.The same behavior occurs when the I-V curves
are simulated at T=400K. This behavior can be explained be means of
the equation (4.23). When the lifetime increases, the αPNP increases
and the avalanche condition is reached at lower Collector Voltage.
2. The breakdown voltage (at low currents) in the termination region is
not dependent on the lifetime at ambient temperature. At T=400K the
breakdown voltage increases and it increases when the lifetime level de-
creases. This behavior can be partially explained be means of the equa-
tion (4.23). When the lifetime increases, the αPNP increases and the
avalanche condition is reached at lower Collector Voltage. However, the
termination structure is strongly affected by 2D multiple coupled phe-
nomena and a simplified dissertation can not explain the behavior. This
aspect is illustrated in Fig. 4.13 where the electron flux into the termi-
nation is reported for structures with the three lifetime levels (CAL, 10-
CAL and 100-CAL) at the same current level. As it can be seen, for the
lowest level of lifetime the current flows mainly on the curvature of the
Hookup Ring. When the lifetime level increases a secondary path arises
at the interface Si/Ox. The latter condition is a more complex behavior
which can be investigated only by means of the TCAD simulator.
3. At high current levels, when the lifetime level increases, the current level
of the transition knee between the vertical region and the NDR region
decreases. At the same time, up to current below the knee region, the
steepness of the I-V curve decreases.
4. For both the termination and the active region the current level at which
the transition from the NDR to the Positive Differential Resistance
(PDR) increases when the lifetime level decreases.
5. From the point of view of the On-State performances, the analysis shown
in §3.2.1 is complete.
4.3.2 Buffer layer effect
The Buffer-Layer features have a great impact on the avalanche behavior of
the IGBTs [111] as well as other structures [48]. The Buffer-Layer importance
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(a) (b)
(c)
Figure 4.13: Electron flux in the termination region (Between the
Hookup ring and the first FFR) at the same current level.(a) 100-CAL
lifetime level, (b) 10-CAL lifetime level and (c) CAL lifetime level.
is related to the its capability to regulate the current level at which the double
injection occurs as well as its effect on the β of the vertical PNP of an IGBT.
Usually the Buffer-Layer features are the same for the active area and the ter-
mination. Therefore, in this section the Buffer-Layer effect will be investigated
in avalanche as well as in on-state conditions. In Fig. 4.14 the I-V curves in
avalanche conditions are reported for different Buffer-Layers, with a lifetime
level 10-CAL. The I-V curves are compared the one of the calibrated structure.
As it will be illustrated, the structure with a lower lifetime exhibits am higher
avalanche ruggedness, therefore the I-V curve of the calibrated structure is the
reference for the ones with an higher value of the lifetime.
From the results reported in Fig. 4.14 it can be concluded that:
1. The slope of the NDR region increases when the Buffer-Layer width or
the doping concentration increase.
2. The current level at which the knee between the vertical region of the
I-V curve and the NDR region increases when the Buffer-Layer width
or the doping concentration increase. This effect is equivalent to the
lifetime reduction in the structure and basically is due to the increases of
the recombination rate in the Buffer region.
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Figure 4.14: I-V curves of the termination region for different Buffer
configurations.
3. The Breakdown Voltage does not change when the Buffer-Layer features
change.
The I-V curves in the active area follow the behavior of the termination.
Even if the ruggedness in avalanche conditions improves with the increase
of the Buffer-Layer doping concentration or width, these modifications of the
design provoke a variation of the on-state performances. In Fig. 4.15, the
output curves (at VGE = 15V ) are reported for two lifetime levels. In Fig.
4.15(a) the output curves are reported for a lifetime level ten times higher than
the calibrated one. As it can be visible, when the Buffer-Layer width or the
doping concentration increases the VON of the device increases and in Table
4.2 the voltage drops are reported for the different structures together with the
turn-off losses. NB is the doping concentration of the Buffer-Layer andWB is
the width of the Buffer-Layer. From Table 4.2 it is clear that the turn-off energy
decreases when the Buffer-Layer width or doping concentration increases and
this is due basically because of the higher recombination rate into the Buffer
which reduces the time to sweep out the charge stored into the Drift-Layer.
In Fig. 4.15(b) the output curves relative to the structure with the cali-
brated lifetime level are reported. The Buffer-Layer features are not the same
of that in Fig. 4.15(a) because the anomalous behavior for the VON becomes
too relevant. Therefore a smaller variation of the Buffer-Layer width is in-
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(a) (b)
Figure 4.15: Output curves of the active area for the (a) Calibrated
lifetime level and for (b) a lifetime level ten times higher.
Table 4.2: Buffer-Layer effect on the on-state parameters
Design NB (cm−3) WB (µm) VON (V ) Eoff (mJ)
10-CAL 1E17 10 1.134 41
10-CAL-1E17-19um 1E17 19 1.175 26
10-CAL-1E17-21um 1E17 21 1.190 24
10-CAL-5E17-20um 5E17 20 1.266 13
10-CAL-5E17-22um 5E17 22 1.311 11
CAL 1E17 10 1.865 5
vestigated. When the Buffer-Layer width increases, a NDR is visible in the
output curve and the more the width increases, the more this phenomenon is
relevant. This is due to the variation of the current level at which the conduc-
tivity modulation phenomenon occurs into the Drift-Layer. Actually, in the
Buffer-Layer region the lifetime decreases because of the high doping concen-
tration and the more the Buffer-Layer increases, the more the holes injected by
the Collector recombine. Therefore the current level at which the conductivity
modulation occurs increases and the voltage drop between Collector and Emit-
ter stays high. When the the conductivity modulation occurs the VCE reduces
and a NDR region rises up.
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4.3.3 Effect of a non-ideal P-Body contact
When the device works in avalanche conditions, even if the structure does not
exhibits instabilities like NDR regions, the presence of defects into the struc-
ture can reduce the reliability of the overall structure. In this section the effect
of a bad Emitter contact is analyzed for the structure presented in Chapter 3.
As reported in Fig. 3.5, the structure has a recessed Emitter Contact which
has the task to improve the Latch-up capability (See §3.2.2). The simulation
results presented in the previous chapter demonstrate that the recessed trench
technology adopted to make the Emitter contact is effective in improve the
Latch-up robustness and the more the depth increases, the more the Latch-up
capability improves. However the simulations do not keep into account the
eventuality of a bad contact between the metal and the silicon in the recessed
area. From the technological point of view the presence of the Contact-Trench
provokes some imperfections in the metal layer upon this region. This effect
is well visible in Fig. 3.1 where just upon the Contact-Trench region a pro-
nounced vacancy in the metal layer is visible. Together with this defect, more
accurate SEM sections have shown that in some areas of the device the contact
between metal and silicon is not perfect, especially into the recessed area. The
latter drawback has been investigated by means of TCAD simulations.
In Fig. 4.16(a) a sketch of the simulated structure is reported. It is supposed
that a bad contact is present in a reduced area of the device and the ration be-
tween the bad-connected area and the well connected area is 100/3687900. In
the structure 1 the bad contact between the metal and the silicon in the recessed
region is schematized with a resistance RPARA which has a value of 2E7 Ω.
R1 is an high value resistance which coupled to an high voltage generator has
been used to emulate a current generator. A current pulse of 750µA has been
applied to the parallel of the two structures with ton = 8ms. As it is visible,
after a certain transient, the Collector Current of the structure 1 quickly rises
up to the forced current because of the Latch-up phenomenon which occurs
of the voltage drop on the RPARA resistance. The strong focusing of the cur-
rent leads to a quick increases of the local temperature a premature failure of
the device can occur. It has be pointed out that the Latch-up phenomenon is
electrical since the temperature increases is negligible before it occurs and the
current rises after 35µs. These results suggest that the bad contact condition
have to be avoided and from the technological point of view this has been im-
plemented either by reducing the depth of the Contact-Trench or by removing
it and acting on the Emitter diffusion to reduce the Latch-up phenomenon (See
§3.3).
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(a) (b)
Figure 4.16: (a) A sketch of the performed TCAD simulation in
mixed-mode. (b) Collector currents of the two structures during the
avalanche test.
4.3.4 TCAD simulations in large area structures
As shown in to the previous sections, both the active area and the termination
have a pronounced NDR region in the reverse I-V curves, even at high tem-
peratures. In §4.1 the effect of the NDR region in wide area is investigated
by means of the results shown up to now in the literature. All of simulations
performed in 2D large area structures shows that, especially when a large cur-
rent flows into the structure, the current focus and on or more filaments rise
up in the section of the device. This is observed mainly in dynamic avalanche
conditions for P-i-n structures, GTO and Trench-IGTBs. However, it has to
be pointed out that in all of the investigated structures some elements which
can trigger the filamentation of the current are present. In IGBT structure the
Trench-Gate structures are the main element which can trigger the focusing of
the current; in P-i-n structures planar doping profiles are adopted, but reflective
boundary conditions are adopted to model the edge of the structure. The latter
hypothesis is a trigger cause for the filamentation since the normal component
of the current on the border of the structure is zero. This condition enhances
the strong positive feedback which occurs for the electrons in avalanche break-
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down conditions. In this section it is shown that even in the ideal case in which
the border are not present in a wide area structure, the current focuses and and it
is shown that when the current density is in the range of the NDR even a small
variation of the mesh can trigger the filamentation phenomenon. Since the
Emitter diffusion (N+) becomes relevant only when the Latch-up phenomenon
occurs, the investigated structure is the vertical PNP of the device in Fig. 3.5,
without the Trench-Gate and without the Emitter diffusion. The doping profile
is the one reported in Fig. 3.6 without the Emitter Diffusion; this structure
has been extruded in the x-direction for 600µm. The Mortar Periodic Bound-
ary Condition (MPBC approach)[49] has been adopted for the vertical edges
of the structure. In the MPBC approach, both sides of the PBC interface are
effectively glued together on one side (the mortar side), while on the other
side (the nonmortar side), a weak continuity condition for the equation poten-
tial (mostly, the solution variable) is imposed. Therefore, the MPBC approach
is not symmetric with respect to the selection of the mortar side if the mesh
is nonconforming. The side where the accuracy requirements are larger (and,
typically, the mesh is finer) should be selected as the mortar side. The equation
potential for the carrier continuity equations are the corresponding quasi-Fermi
potentials, while for the other equations, the solution variable is chosen. The
MPBC approach does not require a current model across the PBC interface.
This condition has the advantage to eliminate the possibility of a current fo-
cusing trigger due to geometrical constraints. From the thermal point of view
the adiabatic condition is set for all of the borders. The structure has two ter-
minals (the Collector and the Emitter contacts of the IGBT). In Fig. 4.17 the
I-V curve of the elementary cell is reported. A strong NDR region is visible
and it starts at JC = 2·10−4A/cm2. In Fig. 4.18 the waveforms of the the UIS
test (See §4.4.1) performed on the structure are reported. The Collector Cur-
rent decreases linearly from 11, 3mA to zero in 4.25µs. It has to be pointed
out that in the UIS test the maximum current is achieved by keeping in on-
state the device until the current level is reached. In the investigated structure
this is not feasible since the Base contact is not present. A first quick ramp
is forced to achieve the maximum current into the structure (faster than the
electrical phenomena which trigger the filament formation into the structure).
Afterwords the current decreases linearly as reported in Fig. 4.18. Differently
from a real UIS test, a stored charge at the beginning of the test is not present
into the Drift-Layer. Therefore the simulations does not keep into account the
Dynamic avalanche effect.
The Collector Voltage exhibits a complex behavior. To understand the re-
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Figure 4.17: I-V curve in avalanche conditions of the elementary cell.
Figure 4.18: Collector Current and Collector Voltage of the structure
during the UIS test.
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lation between the Collector Voltage behavior and the phenomena which occur
in the structure, the electron current density and the temperature distribution in
the structure are reported in Fig. 4.19 and Fig. 4.20, respectively, where each
frame is relative to the dots on the Collector Voltage waveform in Fig. 4.18.
From the simulations results a complex dynamics occurs when the electri-
cal and thermal phenomena are coupled in a wide area structure. Soon after
the beginning of the current decrease, the Collector Voltage abruptly decreases
and meanwhile the current filaments. This behavior does not change even if
the simulation is performed in isothermal conditions, proving that the current
filamentation is intrinsic in structures with NDR regions. As mentioned before,
the boundary conditions adopted to simulate the structure eliminate preferen-
tial regions for the triggering of the current focusing, therefore a denser mesh
is made in a reduced area of the structure. The filamentation occurs where the
mesh is modified. By following the temporal sequence, after the initial reduc-
tion of the Collector Voltage, the temperature into the filament increases until
t2 and the VCE increases. The core of the filament shows a complex distribu-
tion of the electron current, which is organized in vertical regions with higher
density. At a certain time the filament start to move toward the right side of
the structure and, at the same time, the VCE decreases again until t3. From
t3 to t9 the Collector Voltage basically increases and this due to the reduction
of the current (because of the NDR) together with the increases of the mean
value of the temperature in the structure (it is well known that the breakdown
voltage increases with the temperature). It has to be pointed out that from t3
to t9 the Collector Voltage does not increases monotonically, but small spikes
occurs (See at t4) in correspondence of the reduction of the vertical region with
higher current density. For instance from t4 to t5 the regions with high current
density reduce from two to one. The filament moves into the direction of the
temperature gradient. From t5 to t8 the current filament passes from the right
side to the left side and this due to MPBC boundary condition which basically
glues the two vertical borders. As clarified before this condition is needed to
demonstrate that at current focuses even if the ideal condition is achieved. In
other simulations where the reflective condition is adopted, the filament moves
until reaches the border. In this case the voltage drop decreases because of
the restriction of the region in which the current flows. At the same time the
temperature increases and after a certain time the it reaches a critical value at
which the filament start to move in the opposite direction, with the reduction
of the Collector voltage drop.
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Figure 4.19: Electron current density during the UIS test.
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Figure 4.20: Temperature distribution during the UIS test.
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4.4 Guidelines for an avalanche rugged IGBT struc-
ture
Usually, the avalanche ruggedness of a power device is sacrificed to achieve
the best performances in on-state [29]. However, when a device exhibits a
strong weakness in avalanche conditions, whether the avalanche phenomenon
occurs for a very short time (in the order of some hundreds of nanoseconds) the
device can fail. An experimental characterization of the structure presented in
the second Chapter has been performed from the thermal and electrical point
of view in avalanche conditions to evaluate its robustness in avalanche condi-
tions. The analysis has been carried out for devices (on wafer) with a pitch of
4m, 5µm and 6µm to investigate the current dynamics during the avalanche
breakdown. In the following the experimental setups adopted to characterize
the device in avalanche conditions are briefly reported. Finally, a critical anal-
ysis of the parameters which affect the avalanche ruggedness of the structures
in avalanche conditions is reported.
4.4.1 Electro-thermal characterization setup
In this section a brief review of the experimental setups adopted to characterize
the behavior of the devices in avalanche conditions are reported.
Electrical characterization setup
Two kind of test have been adopted to evaluate the behavior of the investigated
devices in avalanche conditions. The first test circuit is reported in Fig. 4.21.
This circuit is used to bring in avalanche conditions the device and it is used
in conjunction with the thermographic setup. VBias is a pulsed generator and
it combined to the high resistance value of R1 to drive in current the device.
Once a suitable value of the VBias in ON is achieved, the test is performed by
applying the high voltage to the series of R1 and the device in blocking state
for a lapse of time ton. This circuit can not force an high current into the device
because of the high value of the resistance, how ever it forces the avalanche into
the device for low currents. The Lock-In thermography is used in conjunction
with this test to evaluate the temperature distribution over the surface of the
device and visualize a possible focusing of the current in a specific region of
the Die.
The second circuit test is reported in Fig. 4.22(a) and it is the Unclamped
Inductive Switching (UIS) test, one of the most important characterization tool
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(a) (b)
Figure 4.21: (a) The schematic of the avalanche test and (b) a sketch
of the Bias voltage during the test.
used in the power devices research [112],[113], [114], [115]. The test is usually
adopted to define the maximum energy that the device can sustain in avalanche
conditions, since a current is forced by the inductor when the device is in block-
ing state. Generally, device ruggedness is defined as the amount of energy that
can be absorbed prior to device failure[116]. The energy limit is correlated to
the physics and to the design of the device in a complex way and the electro-
thermal phenomena have a crucial role in this dynamic [117]. Therefore, dur-
ing the test complex phenomena such as an inhomogeneous current distribu-
tion on the device area and (if a positive feedback occurs) a subsequent current
filamentation [118], [119]. The filamentation phenomenon is an extremely
uneven distribution of the current density in the multicellular devices, with a
small number of cells carrying most of the load current. This occurs when a
power device presents an intrinsic electro-thermal instability, where increased
current can lead to increased temperature, and increased temperature in turn
leads to exponentially increased current. A crucial role is played by the pres-
ence of a NDR (See §4.1) since it is a source of strong positive feedback for the
current filamentation. It has been demonstrated by simulations [120] that the
current crowding results in a drop of the collector voltage. This phenomenon,
in multicellular power devices, can drastically reduce the device performance
and its maximum power rating can be much smaller than the sum of the power
ratings of the cells in the multi-cellular structure. Therefore, electro-thermal
device simulations and experimental measurements are crucial to understand
if a semiconductor device is prone to instability and filamentation phenomena
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(a) (b)
Figure 4.22: (a) The schematic of the UIS test and (b) a sketch of the
Collector voltage and current during the test.
during the turn off under UIS conditions.
As it reported in Fig. 4.22(a), the UIS test circuit consist in a D.U.T. with
an inductive load (L), without the free-weeling diode (FWD) (the unclamped
name comes from the absence of the FWD). From the operative point of view,
the test can be divided in two phases: the charge of the inductor at the desired
current and the discharge of the inductor through the device in blocking state.
A sketch of the waveforms which occur during the test are reported in Fig.
4.22(b). During the charge phase, the D.U.T. is driven in conduction and the
current start to increase. Because of the inductive load, the current increases
linearly with the law:
diC
dt
=
VBias
L
(4.25)
When the current reaches the Imax value, fixed by the ton duration, the
device is turned OFF. The current in an inductor can have a discontinuity for
the derivative of the current, but it can not have discontinuities of the first order
(a current jump between two values), therefore, when the device turns off the
current in the inductor start to force its current into the device in blocking state,
otherwise in avalanche conditions. When this happens, the Collector voltage
rises up to the breakdown voltage (which is higher than VBias) and the current
into the inductor start to decrease with a slope:
diC
dt
=
VBR − VBias
L
(4.26)
The current flows into the device until all of the stored energy into the
inductor is dissipated into the device. A simplified evaluation of the energy
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dissipated in the power device during the test (the dissipation in the parasitic
components are neglected) can be obtained by:
E =
1
2
LI2MAX
VBR
VBR − VCC (4.27)
It has to be pointed out that the instant in which the dissipated power and
the junction temperature are maximum are different. Actually, the maximum
dissipation of power occurs soon after ton since the current is maximum and
the voltage is maximum as well. On the other hand, from the point of view
of the maximum junction temperature, it is dependent on many factors and it
occurs in not well established instant of time between ton and the instant in
which the current becomes zero. The uncertainty is due to the the balance
between the generated heat and the dissipated heat into the structure, which is
strongly dependent on the way how the measurement is performed. The induc-
tance value also changes the kind of stress which occurs in the device [121].
Actually, whether a small value of inductance is used, even of the Imax is quite
high, the time in which the device is in avalanche is low and the temperature
increase is low as well. In this condition the electrical stress becomes higher
than that due to the thermal phenomenon. On the other hand, when the induc-
tance is higher, even if the Imax value is low, the transient is longer and the
thermal phenomenon is dominant on the electrical one. Finally, as reported
in Fig. 4.22(a), a Crowbar is inserted into the circuit to control the Energy in
avalanche condition which is dissipated into the D.U.T. [122].
Lock-In Thermography
In this section the Lock-In Thermography (LIT) system based on a thermo-
camera is introduced. Nowadays LIT is widely used in a variety field of re-
search as a powerful investigation method of electron components such as so-
lar cells, diodes, MOSFETs, ICs etc [123], [124], [125]. Of course thermal
measurements with lock-in correlation are very helpful to the characterization
of microelectronic devices [126] (i.e. to obtain knowledge about the inter-
nal physics mechanism) and also a suitable method for the failure analysis
(FA) [127], [128]. In general terms, the Lock-In principle is the best choice
if the signals has to be extracted from statistical noise. The only necessary
assumption to use this technique is that the signal of interest can be amplitude-
modulated. This is because the aim of Lock-In principle is to evaluate only
the oscillating part of the detected signal and filter all that falling out of the
Lock-In frequency. The key point of this process is that statistical noise is un-
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correlated with the recovering signal. Based on this hypothesis, after a process
so called spectral inversion (in which a demodulation is performed), we have a
dc noise free component easily obtainable by a low pass filtering. With refer-
ence to a thermal measurement [129] on an electronic device, suppose that an
harmonic electrical power is introduced (e. g. switching on and off the supply
voltage at certain Lock-In frequency), the thermal signal on the surface of the
device can be seen as follow (harmonics of higher order are omitted):
Tx,y = T0 +Ax,ycos (2pifLOCKIN t+ φx,y) + nx,y (t) (4.28)
In this expression it is present a constant term T0 that is the equilibrium
temperature on the surface, an harmonic term at fLOCKIN and a noise term.
In analog lock-in detection, this Tx,y (t) is multiplied with a reference signal of
the same frequency by a mixer, and the result is passed through a lowpass filter.
Because the phase of the signal is unknown and quantity of interest, quadrature
detection is performed, which requires two reference signals that are a quadra-
ture apart (cosine and sine). Since multiplying by sinusoids causes frequency
shifts in the spectral components (spectral inversion), the in-quadrature (S90x,y)
and in-phase (S0x,y) component will have the Ax,y and dc components shifted
in the spectrum. There will be a dc component, which is due to the ampli-
tude and phase of the original sinusoidal signal, a component at the original
modulation that has an amplitude of dc, and a component at twice the modu-
lation frequency with an amplitude of one-half Ax,y. The measured amplitude
Ax,y and the phase φx,y can be calculated from the dc terms of S90x,y and S
0
x,y.
In order to obtain the dc terms, one can filter out the unwanted ac terms by
convolving S90x,y and S
0
x,y with a low-pass filter:
S0x,y =
1
tint
 tint
0 2Tx,y (t) sin (2pifLOCK−IN t) dt
S90x,y =
1
tint
 tint
0 2Tx,y (t) cos (2pifLOCK−IN t) dt
(4.29)
After the ltering process one has the two components commonly referred
as the real and imaginary parts of the measured sinusoid. In a digital realization
of the Lock-In algorithm, as in the case of thermography based on a thermo-
camera, an Analog-Digital-Converter (ADC) is used to digitize the input signal
leading to a set of samples. Then the whole lock-in correlation procedure is
performed numerically as shown in the following formulas:
S0,90i,j =
1
N
N
n=1
Ti,j (ntc)K
0,90
n (4.30)
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Figure 4.23: Schematic of the Lock-In elaboration for thermal images.
In this case the correlation is realized through a sampled version of sine
and cosine function:
K0n = 2sin (2pifLOCK−IN (n− 1) tc)
K90n = 2cos (2pifLOCK−IN (n− 1) tc) (4.31)
The phase-independent amplitude and the phase can easily be retrieved by:
Ai,j =

S0i,j
2
+

S90i,j
2
ϕi,j = arctan

S90i,j
S0i,j
 (4.32)
The whole lock-in elaboration is schematically illustrate in the Fig. 4.23.
The schematic of implemented LIT system is depicted in Fig. 4.24.
The core of the experimental apparatus is a Thermo-camera which is syn-
chronized by suitable electronic to the device under test (D.U.T.) and con-
nected to a PC used for data acquisition. All the instruments are controlled via
MATLAB c©code to acquire the frames sequence, to realize numerical Lock-
In elaboration and to produce different kinds of outputs such as amplitude and
phase image, temperature proles across sections of the D.U.T. etc.
In terms of noise performance, for a Lock-In process, it is possible to
demonstrate that, given a thermo-camera with fframe sample-rate of the ther-
mal images and low-pass lter integration time tint, the average amplitude noise
level after a certain acquisition time is:
〈Anoise〉 = 2
fframetint
NETDcam (4.33)
where the NETD is the noise equivalent temperature difference of the
used thermo-camera. For the realized setup the sensitivity is in the range of
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Figure 4.24: Sketch of the Lock-In apparatus.
100µK after about 10 min of Lock-In data acquisition.
In Fig. 4.25 the two main output of the LOCK-IN analysis are illustrated:
1. Amplitude map (Fig. 4.25(a)) In this map the amplitude of the temper-
ature on the die is reported. It is important to point out that this is an
integral information, since the intensity value for each pixel is the inte-
gral of the signal in the acquisition period. For example in Fig. 4.25(a)
most of the temperature increase is located in a reduced area close to the
gate pad (the dot into the red circle). It has to be pointed out that the
map is not calibrated to the emissivity of the die; this implies that even
if the temperature into the red circle is higher than the red region, the
emissivity of the metal (active area) is lower than that of the termination
region and an apparent higher temperature is shown in the figure.
2. Phase map (Fig. 4.25(b)) In this map it is reported the time shift be-
tween the initial area in which the temperature start to rise up and the
borders of the area in which the temperature changes during the mea-
surement. This information is crucial for the interpretation of results
like in Fig. 4.25(a). As mentioned in the previous point, the amplitude
of the temperature (not calibrated in emissivity) into the red circle is
lower than that into the red area at the termination region, but the phase
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(a) (b)
Figure 4.25: The two main outputs of the Lock-In: (a) amplitude and
(b) phase.
map demonstrates that the temperature start to increase into the red circle
and during the experiment (during the acquisition time) the heat diffuses
laterally.
4.4.2 A critical analysis of the avalanche breakdown in an IGBT
The two tests in avalanche conditions reported above have been performed on
the samples. In Fig. 4.26 the thermal map of a device with a pitch of 6µm is
reported when the test in Fig. 4.26 is performed with the current level fixed at
I = 550µA and tON = 8ms. This test leads to the failure of only the 6µm
pitch devices and the failure modality is the one reported in the Fig. 4.26. The
current focus in the active area and, whether the tON is increased the device
breaks because of the high temperature in the hot spot.
UIS is a more stressful test and it is widely adopted from the power semi-
conductor companies to characterize the reliability of the device in avalanche
conditions. Basically it is used to measure the maximum energy which can
be dissipated from the device in avalanche conditions before its destruction.
Normally it is supposed that the current density is constant all over the area
of the device, but this is not true when the device exhibits a NDR (See §4.1).
This effect is clearly visible in Fig.4.27 where both the electrical waveforms
and the thermal map are reported for a device with pitch = 5µm. The re-
sult is representative of the main failure modality for all of the three families
of devices. From the electrical point of view, as soon as the device enters in
avalanche condition (the Collector Voltage is clamped at a constant value) after
some hundreds of nanoseconds (300ns in the specific case) the Collector volt-
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Figure 4.26: Temperature map of a device with a pitch of 6µm during
the first typology of avalanche test.
(a) (b)
Figure 4.27: Failure during the UIS test (L = 14mH and Imax =
1A). (a) Electrical waveforms and (b) temperature map.
age collapses and the device fails. From the thermal point of view it clearly
visible a strong focusing of the current in the termination region of the device.
Usually the termination region is engineered in a way that the current flows
along all perimeter of the device when the avalanche phenomenon occurs, but
in this case it well visible the current filamentation.
The two illustrated failure modalities are mainly due to the strong NDR
that both the active area and the termination region exhibits. The active area
and the termination region are very different from the point of view of the de-
sign as well as from the point of view of the electrical behavior (See Fig. 4.11
and 4.12). The termination area and the active area region can be schematized
like two dipoles in parallel where the current is forced and the overall voltage
drop is dependent on the area where the current flows and its evolution in the
time follows the complex dynamics shown in the previous section. From the
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(a) (b)
Figure 4.28: (a) Schematization of the active area and the termination.
(b) Graphical method to evaluate the voltage drop on the two dipoles.
statical point of view, the region in which the current start to flow can be eval-
uated by schematizing the active region and the termination like two dipoles
(See Fig. 4.28(a)) and graphically finding the solution (See Fig. 4.28(b)).
The graph in Fig. 4.28(b) is realized in the following way: it supposed
that the I-V curve in avalanche conditions of both the active area and the ter-
mination can be traced (the aim of the graph is to evaluate the initial division
of the current between the two branches and an initial uniformity of the cur-
rent is supposed. After a certain transient the current filaments whether the
NDR is present into the I-V curve) and it can be written that V1 = f1 (J1) and
V2 = f2 (J2). Since the two dipoles are in parallel configuration, J = J1+ J2
and it can be written that V2 = f2 (J2) = f2 (J − J1), where J is the total
current forced in the system. To graphically found the solution the V-I curve
of the first dipole has to be reported together with the one of the second dipole
translated in the positive direction by J and rotated by 180 degrees. The inter-
section of the two curves are the solutions of the problem since the sum of the
teo currents is always equal to the total current J . When the I-V curves have
not NDR regions, only one solution is possible. However, when the charac-
teristics have one or more NDR regions the solutions of the problem become
multiple and a strong instability occurs in the system. The illustrated graphical
technique can be applied to the structures analyzed in the previous sections. In
Fig. 4.29 the I-V curves in reverse conditions are reported for the termination
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Figure 4.29: Reverse I-V curves of the active region and the termina-
tion region at T = 300K and T = 400K.
and the active area region, scaled on the area of the two regions, at two tem-
peratures. By adopting the graphical analysis shown above, it clear that the
current flows only into the termination region.
The curves in Fig. 4.29 show a strong NDR region therefore the dynamic
of the avalanche failure con be explained by observing that initially the current
start to flow into the termination area because of the lower breakdown voltage
and because of the absence of the intersections between the two curves. When
the current start to flow into the termination area, which has a strong NDR
region in its I-V curve, the filamentation phenomenon occurs because of the
dynamics shown in §4.3.4. The critical temperature at which the filament start
to move is strongly dependent on the features of the structure under test. From
the experimental measurements it clear that filament does not move from its
initial position and the high increase of the temperature leads to the destruction
of the area and the failure of the device. On the other hand, the failure modality
reported in Fig. 4.26 can be explained by combining the results of this section
to those of §4.3.3. The devices with the pitch value of 6µm have shown a bad
metal coverage and a reduced reliability of the emitter contact. In this devices
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the effect of the premature Latch-up is dominant and focus of the current in
active area occurs. It has to be pointed out that the Latch-up phenomenon is
enhanced by the strong NDR of the active area. When the current starts to
flow in a reduced area of the device for the phenomenon shown in §4.3.3, the
positive feedback due to the NDR region speeds up the current increase in the
failed region. Therefore the main action to get an overall increased robustness
of the device in avalanche conditions is the reduction of the effect of the NDR.
This goal can be achieved by increasing the current level at which the I-V curve
passes from the vertical region to the NDR region, by increasing the slope in
the NDR and by reducing the current level at which the transition from the
NDR to the PDR occurs. From the simulation results and the experimental
evidences it can be concluded that the ruggedness in avalanche conditions is
achieved when:
1. The lifetime into the structure is reduced. The Buffer-Layer width is
increased.
2. The Buffer-Layer doping concentration increases.
As mentioned before all of these measures are effective in increasing the
reliability in avalanche conditions, but they also affect the on-state perfor-
mances of the device and an accurate evaluation of the benefits have to be
taken into account.

Conclusions
This dissertation has presented the analysis of the aspects regarding the rugged-
ness in forward and reverse conditions in IGBTs, the most used power semi-
conductor devices used in the applications of Middle/High power range. This
was achieved by means of modeling, simulation by TCAD and experimental
analysis. Firstly the IGBT structure and its operation mode has been intro-
duced together a brief history of the development of its design up to now.
The basic compact modeling of the IGBT is presented as well for the DC
characteristics and a detailed description of the dynamics of the turn-OFF and
turn-ON are illustrated. The Latch-up phenomenon is illustrated as well as the
SOA concept in forward, reverse and short-circuit conditions. An overview
of the Sentaurus TCAD simulator is reported together with the main infor-
mation on the flow of simulation. The TCAD simulator has been the main
tool adopted in this work to investigate the behavior of the IGBT structure
in harsh conditions. After the definition of the simulation strategy for multi-
cellular structures (as for modern IGBTs), a new calibration procedure has
been presented for a Trench-IGBT structure and it has been automatized by
means of the MATLAB c©function fminsearch to minimize the error between
the experimental terminal characteristics and the simulated ones. The results
show that the calibration procedure is effective in predict the behavior of the
device also from a dynamical point of view since a good match is achieved
for the electrical waveforms for both the turn-OFF test and the short-circuit
test. The calibrated structure has been the starting point to analyze the effect
of the design parameters on the short-circuit capability of a PT-IGBT struc-
ture. The cell-pitch, the channel length, the contact-trench and the Emitter
diffusion modulation have been parametrically analyzed to find the trade-off
among the voltage drop in on-state, the turn-OFF loss and the short-circuit ca-
pability. It has been pointed out that an Emitter modulation with a N+ design
orthogonal to the Trench-Gate is effective in reduce the saturation current, but
the Latch-up robustness is reduced when a large area of the N+ diffusion is
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adopted. An optimized design has been proposed to overcome both the Latch-
up and short-circuit capability problem. this has been achieved by modulating
the N+ diffusion with a percentage of 50% and by using shallow contact trench
with a depth of 0.4µm. the design has been made and the new devices have
been experimentally characterized. The experimental data confirm the simu-
lation results. The reliability of an IGBT is also related to its robustness in
avalanche conditions. Actually, the analysis of the failures in avalanche condi-
tions are becoming an important research field since the large area power de-
vices emphasizes the current focusing phenomenon. Therefore, the avalanche
phenomenon has been investigated from the experimental, analytical and sim-
ulative point of view. A physical analytical model has been developed to trace
the I-V curve in avalanche conditions of the vertical PNP of the IGBT, starting
from the geometrical features of the structure. The model is based on the cal-
culation of the flux of electron and holes in the depletion region by means of
a charge control model for the Beta of the BJT, at the different current levels.
The limits of validity of the model are shown as well. From the simulative
point of view, TCAD simulations of both the active area and the termination of
structure analyzed in the third Chapter have been performed. The buffer design
and the lifetime in the structure have been defined as the main design param-
eters which affect the ruggedness in avalanche conditions. TCAD simulation
in mixed mode have been performed to simulate the UIS test for a large area
device with the PNP structure of the IGBT (the N+ diffusion of the Emitter is
neglected since its activation implies the Latch-up of the device, therefore the
failure). The correlation between the voltage drop on the structure and the car-
riers and temperature distribution are reported. A graphical tool to analyze the
interplay between termination and active region in avalanche region has been
developed. It is a formally and mathematically correct way to solve graphi-
cally the voltage drop on the parallel of two dipoles when a total current is
forced. Finally, it is shown that the avalanche ruggedness can be improved by
reducing the lifetime in the structure or by increasing the doping concentration
of the Buffer layer or by increasing the thickness of the Buffer layer. The ef-
fect of these modification of the structure have been evaluated from the point
of view of the on-state performances.
Appendix A
FFR technique applied to
Silicon Photomultipliers
I
n many fields of science it is fundamental to detect very weak optical sig-
nals [130],[131],[132]. Photomultiplier tubes (PMTs) have been the first
devices suitable for the detection of low intensity optical signals. However
PMTs have two main drawbacks: they are very sensitive to magnetic fields
and they have an high cost [133]. Silicon photomultipliers (SiPms) are inter-
esting candidates to replace PMTs since they are not affected by the above
limitations and, in addition, they have the advantages of the solid-state tech-
nology. SiPms are basically composed by a big number of Avalanche Photo-
diodes operating in Geiger mode (GM-APDs), connected in parallel (See Fig.
A.1). Each GM-APD cell is a p-n asymmetrical junction (D) reversely biased
at a voltage (VBIAS) higher than the breakdown voltage (VBR), through a
high ballast resistor (RL). The overvoltage VO = (VBIASVBR) strongly affects
the SiPm performance. A GM-APD cell can detect a single photo-generated
electron-hole pair and its principle of operation can be explained by study-
ing the temporal evolution of the phenomenon. Let us suppose that the p-n
junction is not biased. If the junction is suddenly reversely biased at voltage
above VBR, the impact ionization does not occur until a carrier is injected in
the depletion region. The electric field at the junction is very high and when
a carrier is injected in the depletion region, there is a certain probability that
an avalanche is triggered because of the impact ionization phenomenon. If
the avalanche occurs, the depletion capacitance is rapidly discharged and a
sharp current pulse, electronically measurable, is generated [134]. Since the
avalanche is self-sustaining, it is necessary a quenching circuit which quenches
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Figure A.1: Equivalent circuit of a SiPm.
the avalanche by lowering the bias voltage below the VBR and, then, it must re-
store the bias voltage to detect another incident photon [135]. Each GM-APD
has the same current response when it is activated by incident photons, there-
fore the output current of SiPm is proportional to the number of cells activated
at that moment. Photon detection efficiency (PDE) is the probability to detect
single photon incoming on the photodetector surface. PDE depends on the
structure of the single cell of the SiPm; in particular it depends on geometrical
fill factor, the triggering probability and the quantum efficiency (QE). Existing
SiPms show a low PDE at short wavelengths, especially in the blue range be-
cause of the photon absorption which occurs mainly at the surface where the
recombination phenomenon is predominant. Floating field ring technique is
widely used to reduce the premature breakdown in n+/p APD structure [136].
A.1 Photon detection efficiency
For a SiPm, PDE can be evaluated from the following:
PDE = QE · PTrigger ·  (A.1)
Where QE is the quantum efficiency,  is the geometrical fill factor and
PTrigger is the probability that a photo-generated carrier triggers an avalanche.
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The QE is the probability that an incoming photon generates an electron-hole
pair into the active volume of the SiPm. This parameter can be expressed
like the product of three terms: the probability that an incident photon is
not reflected, the probability that a photo-generated electron-hole pair does
not recombine on the device surface and the probability that an electron-hole
pair is photo-generated into the active volume of the SiPm. QE strongly de-
pends on the wavelength and it assumes low values in the blue range, since
the photo-generation occurs mainly close to the surface where recombination
phenomenon is predominant [137]. PTrigger depends on the position where
the electron-hole pair is photo-generated inside the depleted region and it also
depends on the overvoltage (VO) [138]. is a critical parameter in SiPm since
it represents the ratio between the active area and the total area. Each single
cell has an inactive area due to the presence of: the guard ring structures, the
structures for the suppression of the optical crosstalk and the quenching resis-
tor. The latter is integrated on each cell and it is made in polysilicon. Even if
the above structures have a size in the order of some micrometers, they limit
the geometrical fill factor, especially if the single cells has dimension in the
order of 30x30µm2 [139]. An increasing of the geometrical fill factor could
be achieved by increasing the size of the single cell. However the dark count
rate limits the maximum area of a SiPm to few mm2, therefore the size of
the single cell depends on the application. The number of incident photon in
Cherenkov telescope is very low, it is required an high PDE and the single cell
have to be as big as possible. In positron emission tomography (PET) the num-
ber of incident photons on the surface of the SiPm is in the order of the 103 at
the same time [133]. Since each cell cannot detect further photon during the
avalanche pulse, the latter application requires an high number of small cells
to avoid the saturation effect.
A.2 APD structure
The first APD prototype appeared in the early 1960s, during the pioneering
studies of the Micro-plasma phenomenon [134], [140]. A p/n junction, sur-
rounded by a guard ring, was the first structure investigated (Fig. A.2). The
guard ring structure was introduced in order to prevent the premature break-
down at the main junction termination and to confine the avalanche region in
the central area of the device [141]. The above structure has a very low de-
tection efficiency mainly related to the presence of the guard ring structure.
The structure in Fig. A.2, exposed to a picoseconds laser pulse, has a time
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Figure A.2: APD structure used to investigate the micro-plasma phe-
nomenon. .
response which exhibits a long diffusion tail that cannot be fitted by a simple
exponential function. Furthermore the shape of the diffusion tail is wavelength
dependent [142].
The optical efficiency of the APDwas improved by the reach-through APD
(RAPD) structure [143]. Starting from the top, the structure is n+/p/pi/p+ (Fig.
A.3). Since the doping concentration of the p-layer (at the junction) is typi-
cally 2-3 order of magnitude higher than of the pi-layer (low doped p-layer),
the breakdown voltage of the n+/pi junction is higher than the one of the n+/p
junction. The above condition confines the avalanche region in a thin layer at
n+/p junction. In operative conditions the depleted layer reaches the substrate
(p+) through the p and pi regions. The low electric field in the pi region drifts
the photo-generated electrons to the n+/p junction, where they can trigger an
avalanche because of the high electric field. Therefore in the RAPD struc-
ture the absorption region is separated from the multiplication region. The
n+/p/pi/p+ structure exhibits a low gain fluctuation since the photo-generated
electrons pass through the same multiplication region, regardless of the posi-
tion in the depletion layer where they are photo-generated. The absorption of
the short wavelength photons ( < 400 nm) occurs in a thin region close to the
surface. Whereupon the n+ layer has to be as shallow as possible.
A.3 Floating Field Ring technique
The addition of a floating field ring (FFR) to the planar junction structure mit-
igates the rising of the electric field due to the curvature of the main junction
border. If the distance between the main junction and the FFR, labelled WS
in Fig. A.4, is optimized, the FFR is effective in supporting a portion of the
applied voltage. By solving the Poissons equation in cylindrical coordinates, it
can be obtained an analytical expression for the difference in voltage between
the main junction and the FFR [14]:
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Figure A.3: RAPD structure and electric field distribution in the active
area. Photon-electrons generated into the p and pi regions are driven to
the high field region where they can trigger an avalanche.
Figure A.4: Impact of floating field ring on the depletion region
boundary of a planar junction.
VM − VFFR = qND
2S

r2j −W 2S
2

+ r2Dln

WD
rj

(A.2)
Where VM is the main junction voltage and VFFR is the FFR voltage.
Since the potential along the FFR is constant, the potential gradient at the
border of the junction is reduced. Therefore, the depletion region is laterally
extended and the electric field is mitigated at the junction termination. This
technique does not need a further technological step since it can be imple-
mented by modifying the mask design of the main junction. The superficial
distribution of the electric field, starting from the main junction edge, is plot-
ted in Fig. A.5. Simulations also show that by fixing the applied voltage of the
main junction, the electric field peaks in the FFR structure are lower than the
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Figure A.5: Superficial electric field profile in cylindrical junction
with single floating field ring. The electric field rises by increasing
VM .
one without the FFR structure.
A.4 FFR technique applied to the RAPD structure
The floating field ring technique has been applied to a conventional RAPD
structure. In this structure the avalanche phenomenon occurs at the n+/p junc-
tion and the remaining n+/pi abrupt junction is used for the shaping of the
electric field on the edge of the elementary cell. The n+ well overlap spacing
affects the overall fill factor of the SiPm since it is one of the contributes to the
inactive area. The floating field ring technique has been applied to the n+/pi
termination to reduce the electric field out of the cell, keeping constant the n-
well size. The single cell structure has been defined by using the criteria for a
conventional RAPD structure for the blue photons detection [139]. In Fig. A.6
a sketch of the 2D structure simulated in Sentaurus TCAD [49].
Different models have been used to correctly simulate the device. The
Shockley-Read-Hall has been included for the thermal bulk and surface re-
combination. It has been also included the Auger recombination. Since APDs
are based on the impact ionization effect, it has been included the University
of Bologna impact ionization model. The n+ has a peak doping concentra-
tion of 1019cm−3 and its thickness is 100nm. The p-layer has a peak doping
concentration of 1017cm−3 with a depth of 900nm. The pi-layer doping con-
centration is in the order of few 1014cm−3. The n+ well is 2µm larger than
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Figure A.6: A sketch of the border of a conventional RAPD structure.
Figure A.7: Floating field ring applied to the conventional RAPD structure.
the p-layer. By simulations of the above structure in operative conditions, the
electric field along the dashed line in Fig. A.6 shows a strong peak close to the
n+/p junction, rapidly decreases in p-layer and finally reaches a low constant
value in the pi-region, confirming its correct behavior. The simulated break-
down voltage is 23 V. In Fig. A.7 a schematic view of the floating field ring
applied to the conventional cell.
The distance between the external border of the field ring A and the p-layer
is equal to the n+ overlapping space of the structure in Fig. A.6. The mini-
mum FFR width has been found equal to 450 nm. The effect of the FFR has
been simulated by changing the distance between the main n+/pi junction and
the FFR. The optimum distance has been found to be 250 nm. By using the
latter geometrical values, the maximum reduction of the electric field, starting
from the external border of the FFR, has been obtained. The modified struc-
ture shows a breakdown voltage of 23 V, meaning that the FFR only affects the
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Figure A.8: Superficial electric field profile starting from the border
(A) of the two investigated structures.
electric field shape. In Fig. A.8 it is shown the superficial electric field profile
toward the external part of the cell, starting from the A point of both the struc-
tures. The FFR structure exhibits an electric field which is 10% lower than
the conventional structure. Once the minimum n+ overlapping size is fixed to
achieve a suitable shaping of the electric field on the border of the cell, it can
be applied the FFR technique, which reduces the electric field out of the cell
by a factor of 10% keeping constant the area of the single cell. In absence of
structure for the optical crosstalk suppression, the minimum distance among
the cells in the SiPm is limited by the lateral electric field overlapping. There-
fore by fixing the maximum electric field acceptable in the middle of the region
between a cell and its neighbour, the above geometry allows a lower distance,
improving, then, the geometrical fill factor of the SiPm.
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